⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 top.v

📁 PS2键盘实验Verilog HDL代码
💻 V
字号:
/****************************************Copyright (c)**************************************************
**                               Guangzhou ZHIYUAN ELECTRONIC CO.,LTD.
**                                      Research centre
**                         http://www.zyinside.com, http://www.zlgmcu.com
**
**---------------------------------------File Info-----------------------------------------------------
** File name:			PS2KEY 顶层模块
** Last modified Date:	2007-7-29
** Last Version:		1.0
** Descriptions:		PS2&UART
**------------------------------------------------------------------------------------------------------
** Created by:		        LI WEI
** Created date:		2007-7-29
** Version:				1.0
** Descriptions:		The original version
**
**------------------------------------------------------------------------------------------------------
** Modified by:			
** Modified date:		
** Version:				
** Descriptions:		
**
**------------------------------------------------------------------------------------------------------
********************************************************************************************************/
module top(clk,reset,ps2clk,ps2data,TXD,TI);
 input clk,reset;           //系统时钟和复位信号
 input ps2clk,ps2data;      //键盘数据线和时钟线
 output TXD;                //串口发送线
 output TI;                 //发送模块中断信号  
 wire [7:0] datawire;
 wire  wr_wire;
 wire [7:0]  ps2datawire;
 ps2key   ps2key1
                 (
                  .keydata(ps2data),
                  .keyclk(ps2clk),
                  .clk(clk),
                  .reset(reset),
                  .ledout(datawire),
                  .wr_uart(wr_wire),
                  .data_uart(ps2datawire)
                  );

 /*seg_display seg_display1 (
                           .clk(clk),
                           .ps2data(datawire),
                           .segcs(segcs),
                           .segdata(segdata)
                           );*/
send   send1          (
			    .clk(clk),								
	        	    .WR(wr_wire),									 
		   	    .Datain(ps2datawire),								
			    .TXD(TXD),									 	
		    	    .TI(TI)										
		   	   );


endmodule 

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -