⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 ddfs.rpt

📁 一个直接数字频率合成的查表程序,VHDL语言,使用7128调试通过
💻 RPT
📖 第 1 页 / 共 5 页
字号:
Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC29 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder1|result_node1
        | +----------------------------- LC23 count28
        | | +--------------------------- LC17 count27
        | | | +------------------------- LC28 count26
        | | | | +----------------------- LC27 count25
        | | | | | +--------------------- LC25 count24
        | | | | | | +------------------- LC22 count23
        | | | | | | | +----------------- LC21 count21
        | | | | | | | | +--------------- LC20 count20
        | | | | | | | | | +------------- LC26 count19
        | | | | | | | | | | +----------- LC24 count18
        | | | | | | | | | | | +--------- LC18 count16
        | | | | | | | | | | | | +------- LC19 count15
        | | | | | | | | | | | | | +----- LC30 count14
        | | | | | | | | | | | | | | +--- LC31 count13
        | | | | | | | | | | | | | | | +- LC32 count12
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'B':

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- clk
1    -> - * * * * * * * * * * * * * * * | * * * * * * * * | <-- P12
LC50 -> * - - - - - - - - - - - - - - - | - * - - - * - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|cout_node
LC85 -> - - - - - - - - - - - - - - - * | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder1|result_node4
LC86 -> - - - - - - - - - - - - - - * - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder1|result_node5
LC88 -> - - - - - - - - - - - - - * - - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder1|result_node6
LC94 -> - - - - - - - - - - - - * - - - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder1|result_node7
LC74 -> - - - - - - - - - - - * - - - - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node0
LC77 -> - - - - - - - - - - * - - - - - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node2
LC66 -> - - - - - - - - - * - - - - - - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node3
LC68 -> - - - - - - - - * - - - - - - - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node4
LC78 -> - - - - - - - * - - - - - - - - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node5
LC69 -> - - - - - - * - - - - - - - - - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node7
LC114-> - - - - - * - - - - - - - - - - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder3|result_node0
LC116-> - - - - * - - - - - - - - - - - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder3|result_node1
LC122-> - - - * - - - - - - - - - - - - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder3|result_node2
LC127-> - - * - - - - - - - - - - - - - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder3|result_node3
LC124-> - * - - - - - - - - - - - - - - | - * - - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder3|result_node4
LC79 -> * - - - - - - - - - - - - - - - | - * - - - * - - | <-- count9
LC4  -> * - - - - - - - - - - - - - - - | - * - - - * - - | <-- count8
LC89 -> * - - - - - - - - - - - - - - - | - * - - - * - - | <-- rule9
LC92 -> * - - - - - - - - - - - - - - - | - * - - - * - - | <-- rule8


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                                  e:\work\ddfs.rpt
ddfs

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC44 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|gcp2
        | +----------------------------- LC39 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|g4
        | | +--------------------------- LC40 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|result_node0
        | | | +------------------------- LC46 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|result_node2
        | | | | +----------------------- LC48 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|result_node3
        | | | | | +--------------------- LC43 count1
        | | | | | | +------------------- LC36 rule22
        | | | | | | | +----------------- LC34 rule21
        | | | | | | | | +--------------- LC33 rule20
        | | | | | | | | | +------------- LC42 rule18
        | | | | | | | | | | +----------- LC41 rule16
        | | | | | | | | | | | +--------- LC47 rule12
        | | | | | | | | | | | | +------- LC45 rule10
        | | | | | | | | | | | | | +----- LC37 rule3
        | | | | | | | | | | | | | | +--- LC38 rule2
        | | | | | | | | | | | | | | | +- LC35 rule0
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'C':
LC44 -> - - - - * - - - - - - - - - - - | - - * - - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|gcp2
LC43 -> * * - * - * - - - - - - - - - - | - - * - - - - - | <-- count1
LC36 -> - - - - - - * - - - - - - - - - | - - * - * - - - | <-- rule22
LC34 -> - - - - - - - * - - - - - - - - | - - * - * - - - | <-- rule21
LC33 -> - - - - - - - - * - - - - - - - | - - * - * - - - | <-- rule20
LC42 -> - - - - - - - - - * - - - - - - | - - * - * - - - | <-- rule18
LC41 -> - - - - - - - - - - * - - - - - | * - * - * - - - | <-- rule16
LC47 -> - - - - - - - - - - - * - - - - | - - * - - * - - | <-- rule12
LC45 -> - - - - - - - - - - - - * - - - | - - * - - * - - | <-- rule10
LC37 -> - * - - * - - - - - - - - * - - | - - * - - - - - | <-- rule3
LC38 -> * * - * - - - - - - - - - - * - | - - * - - - - - | <-- rule2
LC35 -> * * * * - * - - - - - - - - - * | - - * - - - - - | <-- rule0

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- clk
4    -> - - - - - - - - - * - * - - - * | - - * * - - - - | <-- datin0
6    -> - - - - - - - - * - - - - - * - | - - * - - * - - | <-- datin2
8    -> - - - - - - - * - - - - - * - - | - - * - - * - - | <-- datin3
9    -> - - - - - - * - - - * - * - - - | - - * * - - - - | <-- datin4
11   -> - - - - - - * * * * * * * * * * | - - * * - * - - | <-- datin6
12   -> - - - - - - * * * * * * * * * * | - - * * - * - - | <-- datin7
1    -> - - - - - * * * * * * * * * * * | * * * * * * * * | <-- P12
LC56 -> - - - - - - * * * * * * * * * * | - - * * - * * * | <-- state~1
LC55 -> - - - - - - * * * * * * * * * * | - - * * - * * * | <-- state~2
LC54 -> - - - - - - * * * * * * * * * * | - - * * - * * * | <-- state~3
LC11 -> - * - - * - - - - - - - - - - - | - - * - - - - - | <-- count3
LC10 -> * * - * - - - - - - - - - - - - | - - * - - - - - | <-- count2
LC1  -> * * * * - * - - - - - - - - - - | - - * - - - - - | <-- count0
LC57 -> * * - * - * - - - - - - - - - - | - - * * - - - - | <-- rule1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                                  e:\work\ddfs.rpt
ddfs

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC50 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|cout_node
        | +----------------------------- LC53 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|result_node4
        | | +--------------------------- LC62 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|result_node5
        | | | +------------------------- LC63 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|result_node6
        | | | | +----------------------- LC64 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|result_node7
        | | | | | +--------------------- LC56 state~1
        | | | | | | +------------------- LC55 state~2
        | | | | | | | +----------------- LC54 state~3
        | | | | | | | | +--------------- LC51 rule23
        | | | | | | | | | +------------- LC49 rule19
        | | | | | | | | | | +----------- LC58 rule17
        | | | | | | | | | | | +--------- LC61 rule7
        | | | | | | | | | | | | +------- LC60 rule6
        | | | | | | | | | | | | | +----- LC59 rule5
        | | | | | | | | | | | | | | +--- LC52 rule4
        | | | | | | | | | | | | | | | +- LC57 rule1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':
LC56 -> - - - - - * * * * * * * * * * * | - - * * - * * * | <-- state~1
LC55 -> - - - - - * * * * * * * * * * * | - - * * - * * * | <-- state~2
LC54 -> - - - - - * * * * * * * * * * * | - - * * - * * * | <-- state~3
LC51 -> - - - - - - - - * - - - - - - - | - - - * * - - - | <-- rule23
LC49 -> - - - - - - - - - * - - - - - - | - - - * * - - - | <-- rule19
LC58 -> - - - - - - - - - - * - - - - - | * - - * * - - - | <-- rule17
LC61 -> * - - - * - - - - - - * - - - - | - - - * - - - - | <-- rule7
LC60 -> * - - * * - - - - - - - * - - - | - - - * - - - - | <-- rule6
LC59 -> * - * * * - - - - - - - - * - - | - - - * - - - - | <-- rule5
LC52 -> * * * * * - - - - - - - - - * - | - - - * - - - - | <-- rule4
LC57 -> - - - - - - - - - - - - - - - * | - - * * - - - - | <-- rule1

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- clk
4    -> - - - - - - - - - - - - * - - - | - - * * - - - - | <-- datin0
5    -> - - - - - - - - - * - * - - - * | - - - * - * - - | <-- datin1
9    -> - - - - - - - - - - - - - - * - | - - * * - - - - | <-- datin4
10   -> - - - - - - - - * - * - - * - - | - - - * - * - - | <-- datin5
11   -> - - - - - * * * * * * * * * * * | - - * * - * - - | <-- datin6
12   -> - - - - - * * * * * * * * * * * | - - * * - * - - | <-- datin7
1    -> - - - - - * * * * * * * * * * * | * * * * * * * * | <-- P12
LC39 -> * * * * * - - - - - - - - - - - | - - - * - - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|g4
LC70 -> * - - - * - - - - - - - - - - - | - - - * - - - - | <-- count7
LC76 -> * - - * * - - - - - - - - - - - | - - - * - - - - | <-- count6
LC75 -> * - * * * - - - - - - - - - - - | - - - * - - - - | <-- count5
LC12 -> * * * * * - - - - - - - - - - - | - - - * - - - - | <-- count4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                                  e:\work\ddfs.rpt
ddfs

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC71 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|cout_node
        | +----------------------------- LC72 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|g2cp2
        | | +--------------------------- LC73 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|g4
        | | | +------------------------- LC74 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node0
        | | | | +----------------------- LC77 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node2
        | | | | | +--------------------- LC66 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node3
        | | | | | | +------------------- LC68 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node4
        | | | | | | | +----------------- LC78 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node5
        | | | | | | | | +--------------- LC67 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node6
        | | | | | | | | | +------------- LC69 |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node7
        | | | | | | | | | | +----------- LC80 count30
        | | | | | | | | | | | +--------- LC65 count17
        | | | | | | | | | | | | +------- LC79 count9
        | | | | | | | | | | | | | +----- LC70 count7
        | | | | | | | | | | | | | | +--- LC76 count6
        | | | | | | | | | | | | | | | +- LC75 count5
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'E':
LC72 -> * - - - - - - - - * - - - - - - | - - - - * - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|g2cp2
LC73 -> * - - - - - * * * * - - - - - - | - - - - * - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|g4
LC65 -> * - * - * * * * * * - - - - - - | * - - - * - - - | <-- count17

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- clk
1    -> - - - - - - - - - - * * * * * * | * * * * * * * * | <-- P12
LC62 -> - - - - - - - - - - - - - - - * | - - - - * - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|result_node5
LC63 -> - - - - - - - - - - - - - - * - | - - - - * - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|result_node6
LC64 -> - - - - - - - - - - - - - * - - | - - - - * - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder0|result_node7
LC91 -> * - - * * * * * * * - - - - - - | * - - - * - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder1|cout_node
LC29 -> - - - - - - - - - - - - * - - - | - - - - * - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder1|result_node1
LC9  -> - - - - - - - - - - - * - - - - | - - - - * - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder2|result_node1
LC121-> - - - - - - - - - - * - - - - - | - - - - * - - - | <-- |LPM_ADD_SUB:2672|addcore:adder|addcore:adder3|result_node6
LC101-> * * - - - - - - * * - - - - - - | - - - - * - - - | <-- wr
LC22 -> * - - - - - - - - * - - - - - - | - - - - * - - - | <-- count23
LC21 -> * * - - - - - * * * - - - - - - | - - - - * - - - | <-- count21
LC20 -> * * - - - - * * * * - - - - - - | - - - - * - - - | <-- count20
LC26 -> * - * - - * * * * * - - - - - - | - - - - * - - - | <-- count19
LC24 -> * - * - * * * * * * - - - - - - | - - - - * - - - | <-- count18
LC18 -> * - * * * * * * * * - - - - - - | * - - - * - - - | <-- count16
LC51 -> * - - - - - - - - * - - - - - - | - - - * * - - - | <-- rule23
LC36 -> * * - - - - - - * * - - - - - - | - - * - * - - - | <-- rule22
LC34 -> * * - - - - - * * * - - - - - - | - - * - * - - - | <-- rule21
LC33 -> * * - - - - * * * * - - - - - - | - - * - * - - - | <-- rule20
LC49 -> * - * - - * * * * * - - - - - - | - - - * * - - - | <-- rule19
LC42 -> * - * - * * * * * * - - - - - - | - - * - * - - - | <-- rule18
LC58 -> * - * - * * * * * * - - - - - - | * - - * * - - - | <-- rule17
LC41 -> * - * * * * * * * * - - - - - - | * - * - * - - - | <-- rule16


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                                  e:\work\ddfs.rpt
ddfs

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -