fft.fit.rpt

关于FFT实现的Verilog代码

Fitter report for fft compilation.
Sun Oct 29 21:23:41 2006
Version 3.0 Build 199 06/26/2003 SJ Full Version

Command: quartus_fit --import_settings_files=off --export_settings_files=off fft -c fft



---------------------
; Table of Contents ;
---------------------
   1. Legal Notice
   2. Flow Summary
   3. Flow Settings
   4. Flow Elapsed Time
   5. Fitter Summary
   6. Fitter Settings
   7. Fitter Device Options
   8. Fitter Equations
   9. Floorplan View
  10. Pin-Out File
  11. Resource Usage Summary
  12. Input Pins
  13. Output Pins
  14. I/O Bank Usage
  15. All Package Pins
  16. Output Pin Load For Reported TCO
  17. Fitter Resource Utilization by Entity
  18. Delay Chain Summary
  19. Control Signals
  20. Global & Other Fast Signals
  21. Non-Global High Fan-Out Signals
  22. DSP Block Usage Summary
  23. DSP Block Details
  24. Interconnect Usage Summary
  25. LAB Logic Elements
  26. LAB-wide Signals
  27. LAB Signals Sourced
  28. LAB Signals Sourced Out
  29. LAB Distinct Inputs
  30. Fitter Messages


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



--------------------------------------------------------------------
; Flow Summary                                                     ;
--------------------------------------------------------------------
; Flow Status              ; Successful - Sun Oct 29 21:23:41 2006 ;
; Compiler Setting Name    ; fft                                   ;
; Top-level Entity Name    ; fft                                   ;
; Family                   ; Stratix                               ;
; Device                   ; EP1S10B672C6                          ;
; Total logic elements     ; 64 / 10,570 ( < 1 % )                 ;
; Total pins               ; 210 / 345 ( 60 % )                    ;
; Total memory bits        ; 0 / 920,448 ( 0 % )                   ;