📄 test.rpt
字号:
-- Node name is ':318' = 'time8'
-- Equation name is 'time8', location is LC1_A23, type is buried.
time8 = DFFE( _EQ024, CLKK, VCC, VCC, VCC);
_EQ024 = _LC1_A13 & !time8
# _LC1_A13 & !_LC2_A22 & time12
# !_LC1_A13 & time8 & !time12
# !_LC1_A13 & _LC2_A22 & time8;
-- Node name is ':317' = 'time9'
-- Equation name is 'time9', location is LC6_A23, type is buried.
time9 = DFFE( _EQ025, CLKK, VCC, VCC, VCC);
_EQ025 = _LC2_A23 & time12
# _LC2_A23 & !time9
# !_LC2_A23 & time9 & !time12;
-- Node name is ':316' = 'time10'
-- Equation name is 'time10', location is LC7_A23, type is buried.
time10 = DFFE( _EQ026, CLKK, VCC, VCC, VCC);
_EQ026 = _LC2_A23 & time9 & !time10 & !time12
# !time9 & time10 & !time12
# !_LC2_A23 & time10 & !time12;
-- Node name is ':315' = 'time11'
-- Equation name is 'time11', location is LC5_A23, type is buried.
time11 = DFFE( _EQ027, CLKK, VCC, VCC, VCC);
_EQ027 = _LC4_A23 & time12
# _LC4_A23 & !time11
# !_LC4_A23 & time11 & !time12;
-- Node name is ':314' = 'time12'
-- Equation name is 'time12', location is LC3_A23, type is buried.
time12 = DFFE( _EQ028, CLKK, VCC, VCC, VCC);
_EQ028 = _LC4_A23 & time11 & !time12
# _LC2_A22 & time12;
-- Node name is 'txd'
-- Equation name is 'txd', type is output
txd = TXDH;
-- Node name is ':9' = 'TXDF'
-- Equation name is 'TXDF', location is LC8_A19, type is buried.
TXDF = DFFE( _EQ029, CLKK, VCC, VCC, VCC);
_EQ029 = !time12 & TXDF
# _LC2_A22 & TXDF
# !_LC2_A22 & time12 & !TXDF;
-- Node name is ':8' = 'TXDH'
-- Equation name is 'TXDH', location is LC2_A18, type is buried.
TXDH = DFFE( _EQ030, GLOBAL( clk), VCC, VCC, VCC);
_EQ030 = !time5~162 & TXDH
# !time6~162 & TXDH
# time5~162 & time6~162 & !TXDH;
-- Node name is '|LPM_ADD_SUB:40|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_A14', type is buried
_LC3_A14 = LCELL( _EQ031);
_EQ031 = time0 & time1 & time2;
-- Node name is '|LPM_ADD_SUB:40|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_A14', type is buried
_LC2_A14 = LCELL( _EQ032);
_EQ032 = _LC3_A14 & time3;
-- Node name is '|LPM_ADD_SUB:40|addcore:adder|:150' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC4_A14', type is buried
_LC4_A14 = LCELL( _EQ033);
_EQ033 = !time0 & time2
# !time1 & time2
# time0 & time1 & !time2;
-- Node name is '|LPM_ADD_SUB:40|addcore:adder|:154' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC3_A20', type is buried
_LC3_A20 = LCELL( _EQ034);
_EQ034 = !time5 & time6
# !time4 & time6
# !_LC2_A14 & time6
# _LC2_A14 & time4 & time5 & !time6;
-- Node name is '|LPM_ADD_SUB:285|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_A16', type is buried
_LC1_A16 = LCELL( _EQ035);
_EQ035 = time0~162 & time1~162 & !time5~162
# time0~162 & time1~162 & !time6~162;
-- Node name is '|LPM_ADD_SUB:285|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_A18', type is buried
_LC5_A18 = LCELL( _EQ036);
_EQ036 = _LC1_A16 & time2~162 & !time5~162
# _LC1_A16 & time2~162 & !time6~162;
-- Node name is '|LPM_ADD_SUB:285|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_A18', type is buried
_LC7_A18 = LCELL( _EQ037);
_EQ037 = _LC5_A18 & time3~162 & !time5~162
# _LC5_A18 & time3~162 & !time6~162;
-- Node name is '|LPM_ADD_SUB:527|addcore:adder|:95' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_A22', type is buried
_LC4_A22 = LCELL( _EQ038);
_EQ038 = time0~237 & time1~237 & !time12
# _LC2_A22 & time0~237 & time1~237;
-- Node name is '|LPM_ADD_SUB:527|addcore:adder|:99' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_A22', type is buried
_LC5_A22 = LCELL( _EQ039);
_EQ039 = _LC4_A22 & time2~237 & !time12
# _LC2_A22 & _LC4_A22 & time2~237;
-- Node name is '|LPM_ADD_SUB:527|addcore:adder|:103' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_A22', type is buried
_LC1_A22 = LCELL( _EQ040);
_EQ040 = _LC5_A22 & time3~237 & !time12
# _LC2_A22 & _LC5_A22 & time3~237;
-- Node name is '|LPM_ADD_SUB:527|addcore:adder|:107' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_A13', type is buried
_LC2_A13 = LCELL( _EQ041);
_EQ041 = _LC1_A22 & time4~237 & !time12
# _LC1_A22 & _LC2_A22 & time4~237;
-- Node name is '|LPM_ADD_SUB:527|addcore:adder|:111' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_A13', type is buried
_LC3_A13 = LCELL( _EQ042);
_EQ042 = _LC2_A13 & time5~237 & !time12
# _LC2_A13 & _LC2_A22 & time5~237;
-- Node name is '|LPM_ADD_SUB:527|addcore:adder|:115' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_A13', type is buried
_LC4_A13 = LCELL( _EQ043);
_EQ043 = _LC3_A13 & time6~237 & !time12
# _LC2_A22 & _LC3_A13 & time6~237;
-- Node name is '|LPM_ADD_SUB:527|addcore:adder|:119' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_A13', type is buried
_LC1_A13 = LCELL( _EQ044);
_EQ044 = _LC4_A13 & time7 & !time12
# _LC2_A22 & _LC4_A13 & time7;
-- Node name is '|LPM_ADD_SUB:527|addcore:adder|:123' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_A23', type is buried
_LC2_A23 = LCELL( _EQ045);
_EQ045 = _LC1_A13 & time8 & !time12
# _LC1_A13 & _LC2_A22 & time8;
-- Node name is '|LPM_ADD_SUB:527|addcore:adder|:131' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_A23', type is buried
_LC4_A23 = LCELL( _EQ046);
_EQ046 = _LC2_A23 & time9 & time10 & !time12;
-- Node name is ':48'
-- Equation name is '_LC2_A20', type is buried
_LC2_A20 = LCELL( _EQ047);
_EQ047 = _LC1_A20
# !_LC3_A20;
-- Node name is ':53'
-- Equation name is '_LC1_A20', type is buried
_LC1_A20 = LCELL( _EQ048);
_EQ048 = _LC2_A14 & time4 & time5
# !time4 & !time5
# !_LC2_A14 & !time5
# _LC1_A14 & _LC2_A14 & time4
# _LC1_A14 & !_LC2_A14 & !time4;
-- Node name is '~55~1'
-- Equation name is '~55~1', location is LC1_A14, type is buried.
-- synthesized logic cell
_LC1_A14 = LCELL( _EQ049);
_EQ049 = _LC3_A14 & !_LC4_A14 & time3
# !_LC3_A14 & !_LC4_A14 & !time3;
-- Node name is '~370~1'
-- Equation name is '~370~1', location is LC8_A23, type is buried.
-- synthesized logic cell
_LC8_A23 = LCELL( _EQ050);
_EQ050 = !time9 & !time10 & !time11;
-- Node name is ':370'
-- Equation name is '_LC2_A22', type is buried
_LC2_A22 = LCELL( _EQ051);
_EQ051 = _LC8_A13 & _LC8_A23
# _LC8_A23 & !time1~237
# _LC3_A22 & _LC8_A23;
-- Node name is '~388~1'
-- Equation name is '~388~1', location is LC8_A13, type is buried.
-- synthesized logic cell
_LC8_A13 = LCELL( _EQ052);
_EQ052 = !time4~237
# !time7
# !time5~237
# !time6~237;
-- Node name is '~388~2'
-- Equation name is '~388~2', location is LC3_A22, type is buried.
-- synthesized logic cell
_LC3_A22 = LCELL( _EQ053);
_EQ053 = !time0~237
# !time2~237
# !time3~237
# !time8;
Project Information c:\test\test.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'FLEX10K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:01
Database Builder 00:00:00
Logic Synthesizer 00:00:00
Partitioner 00:00:00
Fitter 00:00:02
Timing SNF Extractor 00:00:00
Assembler 00:00:01
-------------------------- --------
Total Time 00:00:04
Memory Allocated
-----------------
Peak memory allocated during compilation = 13,734K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -