wave.tan.summary

来自「数字示波器的FPGA实现 VHDL编写 Quartus7.1测试通过」· SUMMARY 代码 · 共 87 行

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.174 ns
From           : CS
To             : BUS_1:inst5|RAMTMP7[0]
From Clock     : 
To Clock       : CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.419 ns
From           : DA5180:inst3|DD[6]
To             : DAOUT[6]
From Clock     : CLK
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.726 ns
From           : P0[6]
To             : BUS_1:inst5|LATCH_ADDRES[6]
From Clock     : 
To Clock       : ALE
Failed Paths   : 0

Type           : Worst-case Minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 6.500 ns
From           : BUS_1:inst5|P0_OUT[6]
To             : P0[6]
From Clock     : CLK
To Clock       : 
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 60.31 MHz ( period = 16.580 ns )
From           : GET_RDADDR:inst10|COUNTER[9]
To             : dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg9
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'CLK2'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 275.03 MHz ( period = 3.636 ns )
From           : FREQ_COUNT:inst6|lpm_counter:COUNT2_rtl_0|cntr_e08:auto_generated|safe_q[0]
To             : FREQ_COUNT:inst6|lpm_counter:COUNT2_rtl_0|cntr_e08:auto_generated|safe_q[15]
From Clock     : CLK2
To Clock       : CLK2
Failed Paths   : 0

Type           : Clock Hold: 'CLK'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : BUS_1:inst5|RAMTMP5[1]
To             : VOLTAGE_CONV:inst12|TEMP[1]
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 235

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 235

--------------------------------------------------------------------------------------