wave.tan.rpt
来自「数字示波器的FPGA实现 VHDL编写 Quartus7.1测试通过」· RPT 代码 · 共 229 行 · 第 1/5 页
RPT
229 行
; N/A ; 69.05 MHz ( period = 14.482 ns ) ; GET_RDADDR:inst10|COUNTER[6] ; dram:inst|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a1~portb_address_reg6 ; CLK ; CLK ; None ; None ; None ;
; N/A ; 69.05 MHz ( period = 14.482 ns ) ; GET_RDADDR:inst10|COUNTER[0] ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a4~portb_address_reg0 ; CLK ; CLK ; None ; None ; None ;
; N/A ; 69.13 MHz ( period = 14.466 ns ) ; GET_RDADDR:inst10|COUNTER[3] ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a4~portb_address_reg3 ; CLK ; CLK ; None ; None ; None ;
; N/A ; 69.16 MHz ( period = 14.460 ns ) ; GET_RDADDR:inst10|COUNTER[7] ; dram:inst|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a1~portb_address_reg7 ; CLK ; CLK ; None ; None ; None ;
; N/A ; 69.21 MHz ( period = 14.448 ns ) ; GET_RDADDR:inst10|COUNTER[10] ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a4~portb_address_reg10 ; CLK ; CLK ; None ; None ; None ;
; N/A ; 69.23 MHz ( period = 14.444 ns ) ; GET_RDADDR:inst10|COUNTER[5] ; dram:inst|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a6~portb_address_reg5 ; CLK ; CLK ; None ; None ; None ;
; N/A ; 69.30 MHz ( period = 14.430 ns ) ; GET_RDADDR:inst10|COUNTER[8] ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a4~portb_address_reg8 ; CLK ; CLK ; None ; None ; None ;
; N/A ; 69.33 MHz ( period = 14.424 ns ) ; GET_RDADDR:inst10|COUNTER[2] ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a4~portb_address_reg2 ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg0 ; VOLTAGE_CONV:inst12|TEMP[0] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg1 ; VOLTAGE_CONV:inst12|TEMP[0] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg2 ; VOLTAGE_CONV:inst12|TEMP[0] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg3 ; VOLTAGE_CONV:inst12|TEMP[0] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg4 ; VOLTAGE_CONV:inst12|TEMP[0] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg5 ; VOLTAGE_CONV:inst12|TEMP[0] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg6 ; VOLTAGE_CONV:inst12|TEMP[0] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg7 ; VOLTAGE_CONV:inst12|TEMP[0] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg8 ; VOLTAGE_CONV:inst12|TEMP[0] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg9 ; VOLTAGE_CONV:inst12|TEMP[0] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg10 ; VOLTAGE_CONV:inst12|TEMP[0] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg0 ; VOLTAGE_CONV:inst12|TEMP[1] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg1 ; VOLTAGE_CONV:inst12|TEMP[1] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg2 ; VOLTAGE_CONV:inst12|TEMP[1] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg3 ; VOLTAGE_CONV:inst12|TEMP[1] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg4 ; VOLTAGE_CONV:inst12|TEMP[1] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg5 ; VOLTAGE_CONV:inst12|TEMP[1] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg6 ; VOLTAGE_CONV:inst12|TEMP[1] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg7 ; VOLTAGE_CONV:inst12|TEMP[1] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg8 ; VOLTAGE_CONV:inst12|TEMP[1] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg9 ; VOLTAGE_CONV:inst12|TEMP[1] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg10 ; VOLTAGE_CONV:inst12|TEMP[1] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg0 ; VOLTAGE_CONV:inst12|TEMP[2] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg1 ; VOLTAGE_CONV:inst12|TEMP[2] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg2 ; VOLTAGE_CONV:inst12|TEMP[2] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg3 ; VOLTAGE_CONV:inst12|TEMP[2] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg4 ; VOLTAGE_CONV:inst12|TEMP[2] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg5 ; VOLTAGE_CONV:inst12|TEMP[2] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg6 ; VOLTAGE_CONV:inst12|TEMP[2] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg7 ; VOLTAGE_CONV:inst12|TEMP[2] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg8 ; VOLTAGE_CONV:inst12|TEMP[2] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg9 ; VOLTAGE_CONV:inst12|TEMP[2] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg10 ; VOLTAGE_CONV:inst12|TEMP[2] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg0 ; VOLTAGE_CONV:inst12|TEMP[3] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg1 ; VOLTAGE_CONV:inst12|TEMP[3] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:inst14|altsyncram:altsyncram_component|altsyncram_3771:auto_generated|ram_block1a3~portb_address_reg2 ; VOLTAGE_CONV:inst12|TEMP[3] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 78.42 MHz ( period = 12.752 ns ) ; dram:ins
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?