⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 bumaqi.rpt

📁 vhd语言
💻 RPT
📖 第 1 页 / 共 4 页
字号:
  _EQ048 =  A0 &  _LC3_A13 & !_LC3_A24 & !_LC4_A24
         # !_LC3_A13 & !_LC3_A24 &  _LC4_A24
         # !A0 & !_LC3_A24 &  _LC4_A24
         #  A0 &  _LC3_A13 &  _LC3_A24 &  _LC4_A24
         # !_LC3_A13 &  _LC3_A24 & !_LC4_A24
         # !A0 &  _LC3_A24 & !_LC4_A24;

-- Node name is '|MULTI:75|one_bit_adder:U_5_0|~7~5' 
-- Equation name is '_LC1_A24', type is buried 
-- synthesized logic cell 
_LC1_A24 = LCELL( _EQ049);
  _EQ049 =  _LC4_A19 &  _LC5_A24 &  _LC7_A24
         #  _LC4_A19 &  _LC5_A24 &  _LC8_A24
         #  _LC4_A19 & !_LC5_A24 & !_LC7_A24 & !_LC8_A24
         # !_LC4_A19 & !_LC5_A24 &  _LC7_A24
         # !_LC4_A19 & !_LC5_A24 &  _LC8_A24
         # !_LC4_A19 &  _LC5_A24 & !_LC7_A24 & !_LC8_A24;

-- Node name is '|MULTI:75|one_bit_adder:U_5_0|~7~6' 
-- Equation name is '_LC5_A21', type is buried 
-- synthesized logic cell 
_LC5_A21 = LCELL( _EQ050);
  _EQ050 =  _LC1_A16 &  _LC1_A19 & !_LC1_A24
         #  _LC1_A16 & !_LC1_A24 &  _LC4_A21
         #  _LC1_A19 & !_LC1_A24 &  _LC4_A21
         # !_LC1_A19 &  _LC1_A24 & !_LC4_A21
         # !_LC1_A16 & !_LC1_A19 &  _LC1_A24
         # !_LC1_A16 &  _LC1_A24 & !_LC4_A21;

-- Node name is '|MULTI:75|one_bit_adder:U_5_0|:7' 
-- Equation name is '_LC6_A21', type is buried 
_LC6_A21 = LCELL( _EQ051);
  _EQ051 =  _LC2_A13 &  _LC3_A15 &  _LC4_A15 &  _LC5_A21
         #  _LC2_A13 &  _LC3_A15 & !_LC4_A15 & !_LC5_A21
         # !_LC3_A15 &  _LC4_A15 & !_LC5_A21
         # !_LC2_A13 &  _LC4_A15 & !_LC5_A21
         # !_LC3_A15 & !_LC4_A15 &  _LC5_A21
         # !_LC2_A13 & !_LC4_A15 &  _LC5_A21;

-- Node name is '|MULTI:75|:2088' 
-- Equation name is '_LC7_A23', type is buried 
_LC7_A23 = LCELL( _EQ052);
  _EQ052 =  A0 &  B0;

-- Node name is '|MULTI:75|:2105' 
-- Equation name is '_LC6_A18', type is buried 
_LC6_A18 = LCELL( _EQ053);
  _EQ053 =  B0 &  _LC5_A19;

-- Node name is '|MULTI:75|:2308' 
-- Equation name is '_LC5_A18', type is buried 
_LC5_A18 = LCELL( _EQ054);
  _EQ054 =  A0 & !B0 &  B1
         #  A0 &  B0 & !B1 &  B7
         #  A0 &  B1 & !B7;

-- Node name is '|MULTI:75|:2325' 
-- Equation name is '_LC8_A18', type is buried 
_LC8_A18 = LCELL( _EQ055);
  _EQ055 = !B0 &  B1 &  _LC5_A19
         #  B0 & !B1 &  B7 &  _LC5_A19
         #  B1 & !B7 &  _LC5_A19;

-- Node name is '|MULTI:75|:2686' 
-- Equation name is '_LC1_A13', type is buried 
_LC1_A13 = LCELL( _EQ056);
  _EQ056 =  A0 &  B3 &  _LC1_A18
         #  A0 & !B3 &  B7 & !_LC1_A18
         #  A0 &  B3 & !B7;

-- Node name is '|MULTI:75|:2703' 
-- Equation name is '_LC7_A13', type is buried 
_LC7_A13 = LCELL( _EQ057);
  _EQ057 =  B3 &  _LC1_A18 &  _LC5_A19
         # !B3 &  B7 & !_LC1_A18 &  _LC5_A19
         #  B3 & !B7 &  _LC5_A19;

-- Node name is '|MULTI:75|:2720' 
-- Equation name is '_LC4_A21', type is buried 
_LC4_A21 = LCELL( _EQ058);
  _EQ058 =  B3 &  _LC1_A18 &  _LC3_A19
         # !B3 &  B7 & !_LC1_A18 &  _LC3_A19
         #  B3 & !B7 &  _LC3_A19;

-- Node name is '|MULTI:75|:2737' 
-- Equation name is '_LC4_A13', type is buried 
_LC4_A13 = LCELL( _EQ059);
  _EQ059 =  B3 &  _LC1_A18 &  _LC2_A19
         # !B3 &  B7 & !_LC1_A18 &  _LC2_A19
         #  B3 & !B7 &  _LC2_A19;

-- Node name is '|MULTI:75|:2875' 
-- Equation name is '_LC5_A15', type is buried 
_LC5_A15 = LCELL( _EQ060);
  _EQ060 =  A0 &  _LC6_A13;

-- Node name is '|MULTI:75|:3064' 
-- Equation name is '_LC2_A13', type is buried 
_LC2_A13 = LCELL( _EQ061);
  _EQ061 =  A0 &  B5 &  _LC8_A13
         #  A0 & !B5 &  B7 & !_LC8_A13
         #  A0 &  B5 & !B7;

-- Node name is '|MULTI:75|:3081' 
-- Equation name is '_LC5_A13', type is buried 
_LC5_A13 = LCELL( _EQ062);
  _EQ062 =  B5 &  _LC5_A19 &  _LC8_A13
         # !B5 &  B7 &  _LC5_A19 & !_LC8_A13
         #  B5 & !B7 &  _LC5_A19;

-- Node name is '|yuanbuyima:47|74157:24|:23' = '|yuanbuyima:47|74157:24|Y2' 
-- Equation name is '_LC3_A23', type is buried 
_LC3_A23 = LCELL( _EQ063);
  _EQ063 = !_LC4_A14 &  _LC5_A18 & !_LC6_A18
         # !_LC4_A14 & !_LC5_A18 &  _LC6_A18
         #  _LC5_A18 & !_LC6_A18 & !_LC7_A23
         # !_LC5_A18 &  _LC6_A18 & !_LC7_A23
         #  _LC4_A14 &  _LC5_A18 &  _LC6_A18 &  _LC7_A23
         #  _LC4_A14 & !_LC5_A18 & !_LC6_A18 &  _LC7_A23;

-- Node name is '|yuanbuyima:47|74157:24|:24' = '|yuanbuyima:47|74157:24|Y3' 
-- Equation name is '_LC4_A23', type is buried 
_LC4_A23 = LCELL( _EQ064);
  _EQ064 = !_LC4_A14 &  _LC6_A23
         #  _LC2_A23 &  _LC6_A23
         # !_LC2_A23 &  _LC4_A14 & !_LC6_A23;

-- Node name is '|yuanbuyima:47|74157:24|:25' = '|yuanbuyima:47|74157:24|Y4' 
-- Equation name is '_LC5_A23', type is buried 
_LC5_A23 = LCELL( _EQ065);
  _EQ065 =  _LC4_A14 &  _LC8_A23
         # !_LC1_A13 & !_LC4_A14 &  _LC4_A16
         #  _LC1_A13 & !_LC4_A14 & !_LC4_A16;

-- Node name is '|yuanbuyima:47|74157:24|~21~1' 
-- Equation name is '_LC8_A23', type is buried 
-- synthesized logic cell 
_LC8_A23 = LCELL( _EQ066);
  _EQ066 =  _LC1_A13 &  _LC4_A16 &  _LC6_A23
         # !_LC1_A13 & !_LC4_A16 &  _LC6_A23
         #  _LC1_A13 & !_LC2_A23 &  _LC4_A16
         # !_LC1_A13 & !_LC2_A23 & !_LC4_A16
         # !_LC1_A13 &  _LC2_A23 &  _LC4_A16 & !_LC6_A23
         #  _LC1_A13 &  _LC2_A23 & !_LC4_A16 & !_LC6_A23;

-- Node name is '|yuanbuyima:47|74157:25|:22' = '|yuanbuyima:47|74157:25|Y1' 
-- Equation name is '_LC1_A15', type is buried 
_LC1_A15 = LCELL( _EQ067);
  _EQ067 =  _LC4_A14 &  _LC7_A15
         #  _LC2_A16 & !_LC4_A14 & !_LC5_A15
         # !_LC2_A16 & !_LC4_A14 &  _LC5_A15;

-- Node name is '|yuanbuyima:47|74157:25|:23' = '|yuanbuyima:47|74157:25|Y2' 
-- Equation name is '_LC3_A21', type is buried 
_LC3_A21 = LCELL( _EQ068);
  _EQ068 = !_LC2_A13 &  _LC3_A15 & !_LC4_A14
         #  _LC2_A13 & !_LC3_A15 & !_LC4_A14
         # !_LC2_A13 &  _LC2_A15 &  _LC3_A15
         #  _LC2_A13 &  _LC2_A15 & !_LC3_A15
         #  _LC2_A13 & !_LC2_A15 &  _LC3_A15 &  _LC4_A14
         # !_LC2_A13 & !_LC2_A15 & !_LC3_A15 &  _LC4_A14;

-- Node name is '|yuanbuyima:47|74157:25|:24' = '|yuanbuyima:47|74157:25|Y3' 
-- Equation name is '_LC2_A21', type is buried 
_LC2_A21 = LCELL( _EQ069);
  _EQ069 = !_LC4_A14 &  _LC6_A21
         # !_LC2_A15 &  _LC4_A14 & !_LC6_A21
         #  _LC4_A14 & !_LC6_A21 &  _LC7_A21
         #  _LC2_A15 &  _LC6_A21 & !_LC7_A21;

-- Node name is '|yuanbuyima:47|74157:25|~15~1' 
-- Equation name is '_LC7_A15', type is buried 
-- synthesized logic cell 
_LC7_A15 = LCELL( _EQ070);
  _EQ070 =  _LC1_A23 &  _LC2_A16 & !_LC5_A15
         #  _LC1_A23 & !_LC2_A16 &  _LC5_A15
         # !_LC1_A23 &  _LC2_A16 &  _LC5_A15
         # !_LC1_A23 & !_LC2_A16 & !_LC5_A15;

-- Node name is '|yuanbuyima:47|74183:2|:31' 
-- Equation name is '_LC2_A23', type is buried 
_LC2_A23 = LCELL( _EQ071);
  _EQ071 =  _LC5_A18 &  _LC6_A18 & !_LC7_A23
         # !_LC5_A18 & !_LC6_A18 & !_LC7_A23;

-- Node name is '|yuanbuyima:47|74183:3|:31' 
-- Equation name is '_LC1_A23', type is buried 
_LC1_A23 = LCELL( _EQ072);
  _EQ072 =  _LC1_A13 &  _LC2_A23 &  _LC4_A16 & !_LC6_A23
         # !_LC1_A13 &  _LC2_A23 & !_LC4_A16 & !_LC6_A23;

-- Node name is '|yuanbuyima:47|74183:4|:12' 
-- Equation name is '_LC2_A15', type is buried 
_LC2_A15 = LCELL( _EQ073);
  _EQ073 =  _LC1_A23 &  _LC2_A16 &  _LC5_A15
         #  _LC1_A23 & !_LC2_A16 & !_LC5_A15;

-- Node name is ':46' 
-- Equation name is '_LC4_A14', type is buried 
_LC4_A14 = LCELL( _EQ074);
  _EQ074 = !A7 &  B7
         #  A7 & !B7;



Project Information                           c:\maxplus2\multi\cpu\bumaqi.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:01
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:05


Memory Allocated
-----------------

Peak memory allocated during compilation  = 20,035K

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -