<Floating Point Unit Core> fpupack.vhd pre_norm_addsub.vhd addsub_28.vhd post_norm_addsub. VHDL/FPGA/Verilog 467 K 50 次下载 2014-01-18