⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 yunsuan.rpt

📁 vhd语言
💻 RPT
📖 第 1 页 / 共 5 页
字号:
   -      3     -    B    03       DFFE                0    2    0    1  |74374:6|:15
   -      8     -    B    03       DFFE                0    2    0    1  |74374:6|:16
   -      5     -    B    04       DFFE                0    2    0    1  |74374:6|:17
   -      6     -    B    03       DFFE                0    2    0    1  |74374:6|:18
   -      8     -    B    14       DFFE                0    2    0    1  |74374:6|:19
   -      7     -    C    23       DFFE                0    2    0    1  |74374:6|:20


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:                       d:\computer\alu\yunsuan.rpt
yunsuan

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       7/ 96(  7%)     0/ 48(  0%)     3/ 48(  6%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
B:      52/ 96( 54%)    22/ 48( 45%)    25/ 48( 52%)    4/16( 25%)      0/16(  0%)     5/16( 31%)
C:       2/ 96(  2%)     0/ 48(  0%)    16/ 48( 33%)    0/16(  0%)      0/16(  0%)     1/16(  6%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      2/24(  8%)     0/4(  0%)      0/4(  0%)       1/4( 25%)
14:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
15:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      8/24( 33%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      3/24( 12%)     0/4(  0%)      0/4(  0%)       1/4( 25%)
21:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
22:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
23:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                       d:\computer\alu\yunsuan.rpt
yunsuan

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT        8         CLK
LCELL        8         |risel:32|R1LD
LCELL        8         |risel:32|R2LD
LCELL        8         |risel:32|R3LD
LCELL        8         |risel:32|R4LD
LCELL        8         :24
LCELL        8         :26


Device-Specific Information:                       d:\computer\alu\yunsuan.rpt
yunsuan

** EQUATIONS **

ALU-BUS  : INPUT;
CLK      : INPUT;
CLRN     : INPUT;
CN       : INPUT;
DR0      : INPUT;
DR1      : INPUT;
DR2      : INPUT;
DR3      : INPUT;
EN       : INPUT;
LDDR1    : INPUT;
LDDR2    : INPUT;
LDRI     : INPUT;
M        : INPUT;
MUL      : INPUT;
RI-BUS   : INPUT;
SELRI    : INPUT;
SW-BUS   : INPUT;
S0       : INPUT;
S1       : INPUT;
S2       : INPUT;
S3       : INPUT;
T2       : INPUT;

-- Node name is 'BUS0' 
-- Equation name is 'BUS0', type is bidir 
BUS0     = TRI(_LC5_B19,  _LC1_C23);

-- Node name is 'BUS1' 
-- Equation name is 'BUS1', type is bidir 
BUS1     = TRI(_LC5_B14,  _LC1_C23);

-- Node name is 'BUS2' 
-- Equation name is 'BUS2', type is bidir 
BUS2     = TRI(_LC1_B8,  _LC1_C23);

-- Node name is 'BUS3' 
-- Equation name is 'BUS3', type is bidir 
BUS3     = TRI(_LC6_B4,  _LC1_C23);

-- Node name is 'BUS4' 
-- Equation name is 'BUS4', type is bidir 
BUS4     = TRI(_LC8_B6,  _LC1_C23);

-- Node name is 'BUS5' 
-- Equation name is 'BUS5', type is bidir 
BUS5     = TRI(_LC4_B10,  _LC1_C23);

-- Node name is 'BUS6' 
-- Equation name is 'BUS6', type is bidir 
BUS6     = TRI(_LC3_B21,  _LC1_C23);

-- Node name is 'BUS7' 
-- Equation name is 'BUS7', type is bidir 
BUS7     = TRI(_LC5_C15,  _LC1_C23);

-- Node name is '|cdu:28|cdu16:1|74163:1|f74163:sub|:34' = '|cdu:28|cdu16:1|74163:1|f74163:sub|QA' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = DFFE( _EQ001, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ001 =  CLRN & !_LC3_B1 &  _LC4_B1
         #  CLRN &  _LC4_B1 & !_LC6_B1
         #  CLRN &  _LC3_B1 & !_LC4_B1 &  _LC6_B1;

-- Node name is '|cdu:28|cdu16:1|74163:1|f74163:sub|:111' = '|cdu:28|cdu16:1|74163:1|f74163:sub|QB' 
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = DFFE( _EQ002, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ002 =  CLRN & !_LC4_B1 &  _LC5_B1
         #  CLRN &  _LC5_B1 & !_LC7_B1
         #  CLRN &  _LC4_B1 & !_LC5_B1 &  _LC7_B1;

-- Node name is '|cdu:28|cdu16:1|74163:1|f74163:sub|:122' = '|cdu:28|cdu16:1|74163:1|f74163:sub|QC' 
-- Equation name is '_LC6_B15', type is buried 
_LC6_B15 = DFFE( _EQ003, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ003 =  CLRN & !_LC1_B1 &  _LC6_B15
         #  CLRN &  _LC1_B1 & !_LC6_B15;

-- Node name is '|cdu:28|cdu16:1|74163:1|f74163:sub|:134' = '|cdu:28|cdu16:1|74163:1|f74163:sub|QD' 
-- Equation name is '_LC4_B15', type is buried 
_LC4_B15 = DFFE( _EQ004, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ004 =  CLRN &  _LC4_B15 & !_LC6_B15
         #  CLRN & !_LC1_B1 &  _LC4_B15
         #  CLRN &  _LC1_B1 & !_LC4_B15 &  _LC6_B15;

-- Node name is '|cdu:28|cdu16:1|74163:1|f74163:sub|:119' 
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = LCELL( _EQ005);
  _EQ005 =  _LC3_B1 &  _LC4_B1 &  _LC5_B1 &  _LC6_B1;

-- Node name is '|cdu:28|cdu16:2|74163:1|f74163:sub|:34' = '|cdu:28|cdu16:2|74163:1|f74163:sub|QA' 
-- Equation name is '_LC2_B19', type is buried 
_LC2_B19 = DFFE( _EQ006, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ006 =  CLRN & !EN &  _LC2_B19
         #  CLRN &  EN & !_LC2_B19;

-- Node name is '|cdu:28|cdu16:2|74163:1|f74163:sub|:111' = '|cdu:28|cdu16:2|74163:1|f74163:sub|QB' 
-- Equation name is '_LC4_B19', type is buried 
_LC4_B19 = DFFE( _EQ007, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ007 =  CLRN & !_LC2_B19 &  _LC4_B19
         #  CLRN & !EN &  _LC4_B19
         #  CLRN &  EN &  _LC2_B19 & !_LC4_B19;

-- Node name is '|cdu:28|cdu16:2|74163:1|f74163:sub|:122' = '|cdu:28|cdu16:2|74163:1|f74163:sub|QC' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = DFFE( _EQ008, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ008 =  CLRN &  _LC2_B1 & !_LC8_B1
         #  CLRN & !EN &  _LC2_B1
         #  CLRN &  EN & !_LC2_B1 &  _LC8_B1;

-- Node name is '|cdu:28|cdu16:2|74163:1|f74163:sub|:134' = '|cdu:28|cdu16:2|74163:1|f74163:sub|QD' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = DFFE( _EQ009, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ009 =  CLRN &  _LC3_B1 & !_LC6_B1
         #  CLRN & !EN &  _LC3_B1
         #  CLRN &  EN & !_LC3_B1 &  _LC6_B1;

-- Node name is '|cdu:28|cdu16:2|74163:1|f74163:sub|:106' 
-- Equation name is '_LC8_B1', type is buried 
_LC8_B1  = LCELL( _EQ010);
  _EQ010 =  EN &  _LC2_B19 &  _LC4_B19;

-- Node name is '|cdu:28|cdu16:2|74163:1|f74163:sub|:117' 
-- Equation name is '_LC6_B1', type is buried 
_LC6_B1  = LCELL( _EQ011);
  _EQ011 =  EN &  _LC2_B1 &  _LC2_B19 &  _LC4_B19;

-- Node name is '|cdu:28|cdu16:2|74163:1|f74163:sub|:128' 
-- Equation name is '_LC7_B1', type is buried 
_LC7_B1  = LCELL( _EQ012);
  _EQ012 =  _LC3_B1 &  _LC6_B1;

-- Node name is '|MULTI:60|one_bit_adder:U_0_0|:7' 
-- Equation name is '_LC4_B14', type is buried 
_LC4_B14 = LCELL( _EQ013);
  _EQ013 =  _LC4_B23 & !_LC5_B23 &  _LC7_B13
         # !_LC1_B22 &  _LC4_B23 &  _LC7_B13
         #  _LC1_B22 & !_LC4_B23 &  _LC5_B23
         #  _LC1_B22 &  _LC5_B23 & !_LC7_B13;

-- Node name is '|MULTI:60|one_bit_adder:U_0_0|:12' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = LCELL( _EQ014);
  _EQ014 =  _LC1_B22 &  _LC4_B23 &  _LC5_B23 &  _LC7_B13;

-- Node name is '|MULTI:60|one_bit_adder:U_0_1|:8' 
-- Equation name is '_LC5_B2', type is buried 
_LC5_B2  = LCELL( _EQ015);
  _EQ015 =  _LC1_B22 & !_LC2_B5 & !_LC3_B2 &  _LC7_B13
         # !_LC2_B5 &  _LC3_B2 & !_LC7_B13
         # !_LC1_B22 & !_LC2_B5 &  _LC3_B2
         #  _LC1_B22 &  _LC2_B5 &  _LC3_B2 &  _LC7_B13
         #  _LC2_B5 & !_LC3_B2 & !_LC7_B13
         # !_LC1_B22 &  _LC2_B5 & !_LC3_B2;

-- Node name is '|MULTI:60|one_bit_adder:U_0_1|:12' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = LCELL( _EQ016);
  _EQ016 =  _LC1_B22 &  _LC4_B23 &  _LC7_B13 &  _LC7_B18;

-- Node name is '|MULTI:60|one_bit_adder:U_0_1|:15' 
-- Equation name is '_LC6_B2', type is buried 
_LC6_B2  = LCELL( _EQ017);
  _EQ017 =  _LC2_B2
         #  _LC3_B2 & !_LC7_B18;

-- Node name is '|MULTI:60|one_bit_adder:U_0_2|:8' 
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = LCELL( _EQ018);
  _EQ018 =  _LC3_B2 & !_LC7_B2 & !_LC7_B18
         #  _LC2_B2 & !_LC7_B2
         # !_LC2_B2 &  _LC7_B2 &  _LC7_B18
         # !_LC2_B2 & !_LC3_B2 &  _LC7_B2;

-- Node name is '|MULTI:60|one_bit_adder:U_0_2|:13' 
-- Equation name is '_LC7_B2', type is buried 
_LC7_B2  = LCELL( _EQ019);
  _EQ019 =  _LC1_B22 & !_LC4_B23 &  _LC7_B18
         #  _LC1_B22 & !_LC5_B18 &  _LC7_B18
         #  _LC4_B23 &  _LC5_B18 & !_LC7_B18
         # !_LC1_B22 &  _LC4_B23 &  _LC5_B18;

-- Node name is '|MULTI:60|one_bit_adder:U_0_2|:15' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = LCELL( _EQ020);
  _EQ020 =  _LC6_B2 &  _LC7_B2
         #  _LC8_B2;

-- Node name is '|MULTI:60|one_bit_adder:U_0_3|:13' 
-- Equation name is '_LC2_B7', type is buried 

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -