📄 yunsuan22.rpt
字号:
- 2 - A 17 OR2 0 3 0 1 |MULTI:161|one_bit_adder:U_2_0|:7
- 8 - A 24 AND2 0 3 0 1 |MULTI:161|one_bit_adder:U_2_0|:12
- 1 - A 24 OR2 s 0 4 0 2 |MULTI:161|one_bit_adder:U_2_1|~8~1
- 4 - A 24 OR2 0 4 0 2 |MULTI:161|one_bit_adder:U_2_1|:15
- 1 - A 16 OR2 0 4 0 2 |MULTI:161|one_bit_adder:U_2_2|:8
- 3 - A 16 OR2 0 4 0 1 |MULTI:161|one_bit_adder:U_2_2|:15
- 5 - A 24 OR2 0 4 0 1 |MULTI:161|one_bit_adder:U_3_0|:7
- 2 - A 24 OR2 0 4 0 2 |MULTI:161|one_bit_adder:U_3_0|:12
- 2 - A 16 OR2 0 4 0 2 |MULTI:161|one_bit_adder:U_3_1|:8
- 4 - A 16 OR2 0 4 0 1 |MULTI:161|one_bit_adder:U_3_1|:15
- 6 - A 16 OR2 0 3 0 1 |MULTI:161|one_bit_adder:U_4_0|:7
- 8 - A 16 OR2 s 0 4 0 1 |MULTI:161|one_bit_adder:U_4_1|~8~1
- 3 - A 23 OR2 s 0 4 0 1 |MULTI:161|one_bit_adder:U_4_1|~8~2
- 6 - A 23 OR2 s 0 4 0 1 |MULTI:161|one_bit_adder:U_4_1|~8~3
- 7 - A 16 OR2 s 0 4 0 1 |MULTI:161|one_bit_adder:U_4_1|~8~4
- 5 - A 16 OR2 0 4 0 1 |MULTI:161|one_bit_adder:U_4_1|:8
- 1 - A 13 AND2 0 2 0 4 |MULTI:161|:1401
- 5 - A 20 AND2 0 2 0 3 |MULTI:161|:1431
- 7 - A 15 AND2 0 2 0 2 |MULTI:161|:1716
- 4 - B 02 OR2 ! 3 0 0 15 |risel:186|2sel1:17|Y1 (|risel:186|2sel1:17|:101)
- 1 - B 02 OR2 ! 3 0 0 15 |risel:186|2sel1:17|Y2 (|risel:186|2sel1:17|:102)
- 2 - C 20 OR2 0 2 0 3 |risel:186|4sel1:12|:8
- 4 - A 02 AND2 2 2 0 8 |risel:186|R1LD (|risel:186|:8)
- 8 - A 02 AND2 2 2 0 8 |risel:186|R2LD (|risel:186|:9)
- 5 - A 02 AND2 2 2 0 8 |risel:186|R3LD (|risel:186|:10)
- 7 - A 02 AND2 2 2 0 8 |risel:186|R4LD (|risel:186|:11)
- 1 - C 16 OR2 ! 1 2 0 8 |risel:186|:20
- 3 - C 20 OR2 ! 1 1 0 6 |risel:186|:21
- 6 - C 16 OR2 ! 1 2 0 8 |risel:186|:22
- 2 - C 11 AND2 2 0 0 8 :81
- 1 - C 11 AND2 2 0 0 8 :85
- 6 - A 02 AND2 2 0 0 8 :172
- 3 - A 02 AND2 2 0 0 8 :173
- 5 - A 12 OR2 0 2 0 1 E7 (:204)
- 5 - C 19 DFFE 1 2 1 5 |74161:78|f74161:sub|QA (|74161:78|f74161:sub|:9)
- 1 - C 19 AND2 0 2 0 1 |74161:78|f74161:sub|:84
- 3 - C 19 DFFE 1 3 1 4 |74161:78|f74161:sub|QB (|74161:78|f74161:sub|:87)
- 7 - C 19 AND2 0 3 0 1 |74161:78|f74161:sub|:94
- 6 - C 19 DFFE 1 3 1 3 |74161:78|f74161:sub|QC (|74161:78|f74161:sub|:99)
- 8 - C 19 AND2 0 4 0 4 |74161:78|f74161:sub|:104
- 2 - C 19 DFFE 1 3 1 2 |74161:78|f74161:sub|QD (|74161:78|f74161:sub|:110)
- 8 - C 24 DFFE 1 3 1 4 |74161:79|f74161:sub|QA (|74161:79|f74161:sub|:9)
- 3 - C 24 AND2 0 2 0 1 |74161:79|f74161:sub|:80
- 4 - C 24 AND2 0 3 0 1 |74161:79|f74161:sub|:84
- 7 - C 24 DFFE 1 3 1 3 |74161:79|f74161:sub|QB (|74161:79|f74161:sub|:87)
- 5 - C 24 AND2 0 4 0 1 |74161:79|f74161:sub|:94
- 1 - C 24 DFFE 1 3 1 2 |74161:79|f74161:sub|QC (|74161:79|f74161:sub|:99)
- 6 - C 24 DFFE 1 3 1 1 |74161:79|f74161:sub|QD (|74161:79|f74161:sub|:110)
- 5 - A 18 OR2 ! 2 2 0 2 |74181:174|:43
- 3 - A 18 OR2 ! 2 2 0 2 |74181:174|:44
- 1 - A 04 OR2 2 2 0 2 |74181:174|:45
- 7 - A 18 OR2 ! 2 2 0 2 |74181:174|:46
- 6 - A 18 OR2 ! 2 2 0 2 |74181:174|:47
- 2 - A 04 OR2 2 2 0 2 |74181:174|:48
- 2 - A 12 OR2 s 2 1 0 1 |74181:174|~51~1
- 3 - A 12 OR2 s 2 1 0 1 |74181:174|~52~1
- 4 - A 04 OR2 1 3 0 1 |74181:174|:74
- 6 - A 24 OR2 s 0 3 0 2 |74181:174|~75~1
- 8 - A 22 OR2 s 0 3 0 2 |74181:174|~75~2
- 4 - A 12 OR2 0 4 0 1 |74181:174|:77
- 7 - A 24 OR2 1 3 0 1 |74181:174|:80
- 3 - A 22 OR2 1 3 0 1 |74181:174|:81
- 3 - A 04 OR2 1 3 0 1 |74181:174|:82
- 1 - A 20 OR2 ! 2 2 0 2 |74181:175|:43
- 4 - A 18 OR2 ! 2 2 0 2 |74181:175|:44
- 1 - A 19 OR2 ! 2 2 0 2 |74181:175|:45
- 7 - A 20 OR2 ! 2 2 0 2 |74181:175|:46
- 1 - A 18 OR2 ! 2 2 0 2 |74181:175|:47
- 2 - A 19 OR2 ! 2 2 0 2 |74181:175|:48
- 3 - A 19 OR2 ! 2 2 0 2 |74181:175|:51
- 4 - A 19 OR2 ! 2 2 0 2 |74181:175|:52
- 8 - A 19 OR2 1 3 0 1 |74181:175|:77
- 6 - A 20 OR2 s 1 2 0 2 |74181:175|CN4~1 (|74181:175|~78~1)
- 8 - A 18 OR2 s 0 3 0 2 |74181:175|CN4~2 (|74181:175|~78~2)
- 6 - A 19 OR2 s 0 3 0 2 |74181:175|CN4~3 (|74181:175|~78~3)
- 7 - A 19 OR2 ! 0 3 0 2 |74181:175|CN4 (|74181:175|:78)
- 8 - A 20 OR2 2 2 0 1 |74181:175|:80
- 2 - A 18 OR2 1 3 0 1 |74181:175|:81
- 5 - A 19 OR2 1 3 0 1 |74181:175|:82
- 1 - C 18 OR2 s 0 4 0 1 |74244:82|~1~1~1~2
- 2 - C 18 OR2 s 3 1 0 1 |74244:82|~1~1~1~3
- 5 - C 18 OR2 s 1 3 0 1 |74244:82|~1~1~1~4
- 6 - C 18 OR2 s 0 4 0 1 |74244:82|~1~1~1~5
- 4 - C 18 OR2 2 2 1 9 |74244:82|~1~1~1
- 4 - C 19 OR2 s 3 1 0 1 |74244:82|~6~1~1~2
- 3 - C 16 OR2 s 0 4 0 1 |74244:82|~6~1~1~3
- 5 - C 16 OR2 s 0 3 0 1 |74244:82|~6~1~1~4
- 4 - A 14 OR2 s 0 4 0 1 |74244:82|~6~1~1~5
- 7 - A 14 OR2 2 2 1 9 |74244:82|~6~1~1
- 1 - C 22 OR2 s 3 1 0 1 |74244:82|~10~1~1~2
- 2 - C 22 OR2 s 0 4 0 1 |74244:82|~10~1~1~3
- 4 - C 22 OR2 s 1 3 0 1 |74244:82|~10~1~1~4
- 5 - C 22 OR2 s 0 4 0 1 |74244:82|~10~1~1~5
- 3 - C 22 OR2 2 2 1 9 |74244:82|~10~1~1
- 2 - C 17 OR2 s 3 1 0 1 |74244:82|~11~1~1~2
- 1 - C 17 OR2 s 0 4 0 1 |74244:82|~11~1~1~3
- 1 - A 17 OR2 s 0 3 0 1 |74244:82|~11~1~1~4
- 5 - A 17 OR2 s 0 4 0 1 |74244:82|~11~1~1~5
- 4 - A 17 OR2 2 2 1 9 |74244:82|~11~1~1
- 2 - C 24 OR2 s 3 1 0 1 |74244:82|~26~1~1~2
- 5 - C 20 OR2 s 0 4 0 1 |74244:82|~26~1~1~3
- 1 - C 20 OR2 s 1 3 0 1 |74244:82|~26~1~1~4
- 1 - C 02 OR2 s 0 4 0 1 |74244:82|~26~1~1~5
- 6 - C 02 OR2 2 2 1 9 |74244:82|~26~1~1
- 1 - C 07 OR2 s 3 1 0 1 |74244:82|~27~1~1~2
- 4 - C 07 OR2 s 0 4 0 1 |74244:82|~27~1~1~3
- 5 - C 07 OR2 s 0 3 0 1 |74244:82|~27~1~1~4
- 6 - C 07 OR2 s 0 4 0 1 |74244:82|~27~1~1~5
- 3 - C 07 OR2 2 2 1 9 |74244:82|~27~1~1
- 1 - C 13 OR2 s 3 1 0 1 |74244:82|~31~1~1~2
- 4 - C 13 OR2 s 0 4 0 1 |74244:82|~31~1~1~3
- 1 - A 22 OR2 s 0 3 0 1 |74244:82|~31~1~1~4
- 5 - A 22 OR2 s 0 4 0 1 |74244:82|~31~1~1~5
- 2 - A 22 OR2 2 2 1 9 |74244:82|~31~1~1
- 1 - C 14 OR2 s 3 1 0 1 |74244:82|~36~1~1~2
- 4 - C 14 OR2 s 0 4 0 1 |74244:82|~36~1~1~3
- 2 - C 14 OR2 s 0 3 0 1 |74244:82|~36~1~1~4
- 1 - C 23 OR2 s 0 4 0 1 |74244:82|~36~1~1~5
- 6 - C 23 OR2 2 2 1 9 |74244:82|~36~1~1
- 4 - A 20 OR2 s 1 3 0 1 |74244:182|~1~1~1
- 2 - A 14 OR2 2 2 0 1 |74244:182|~6~1
- 2 - A 15 OR2 2 2 0 1 |74244:182|~10~1
- 3 - A 17 OR2 2 2 0 1 |74244:182|~11~1
- 1 - A 12 OR2 2 2 0 1 |74244:182|~26~1
- 6 - A 04 OR2 2 2 0 1 |74244:182|~27~1
- 4 - A 22 OR2 2 2 0 1 |74244:182|~31~1
- 3 - A 24 OR2 2 2 0 1 |74244:182|~36~1
- 4 - C 04 DFFE 0 2 0 1 |74273:83|Q8 (|74273:83|:12)
- 3 - C 12 DFFE 0 2 0 1 |74273:83|Q7 (|74273:83|:13)
- 6 - C 04 DFFE 0 2 0 1 |74273:83|Q6 (|74273:83|:14)
- 8 - C 11 DFFE 0 2 0 1 |74273:83|Q5 (|74273:83|:15)
- 6 - C 11 DFFE 0 2 0 1 |74273:83|Q4 (|74273:83|:16)
- 1 - C 12 DFFE 0 2 0 1 |74273:83|Q3 (|74273:83|:17)
- 3 - C 04 DFFE 0 2 0 1 |74273:83|Q2 (|74273:83|:18)
- 5 - C 11 DFFE 0 2 0 1 |74273:83|Q1 (|74273:83|:19)
- 7 - A 12 DFFE 0 2 0 3 |74273:176|Q8 (|74273:176|:12)
- 7 - A 04 DFFE 0 2 0 2 |74273:176|Q7 (|74273:176|:13)
- 7 - A 21 DFFE 0 2 0 4 |74273:176|Q6 (|74273:176|:14)
- 6 - A 21 DFFE 0 2 0 7 |74273:176|Q5 (|74273:176|:15)
- 2 - A 21 DFFE 0 2 0 9 |74273:176|Q4 (|74273:176|:16)
- 1 - A 21 DFFE 0 2 0 10 |74273:176|Q3 (|74273:176|:17)
- 5 - A 21 DFFE 0 2 0 13 |74273:176|Q2 (|74273:176|:18)
- 8 - A 21 DFFE 0 2 0 10 |74273:176|Q1 (|74273:176|:19)
- 6 - A 12 DFFE 0 2 0 2 |74273:177|Q8 (|74273:177|:12)
- 5 - A 04 DFFE 0 2 0 2 |74273:177|Q7 (|74273:177|:13)
- 4 - A 10 DFFE 0 2 0 5 |74273:177|Q6 (|74273:177|:14)
- 3 - A 20 AND2 s 0 3 0 2 |74273:177|Q5~1 (|74273:177|~15~1)
- 1 - A 05 DFFE 0 2 0 5 |74273:177|Q5 (|74273:177|:15)
- 5 - A 03 DFFE 0 2 0 9 |74273:177|Q4 (|74273:177|:16)
- 6 - A 09 DFFE 0 2 0 10 |74273:177|Q3 (|74273:177|:17)
- 3 - A 14 DFFE 0 2 0 13 |74273:177|Q2 (|74273:177|:18)
- 6 - A 14 DFFE 0 2 0 15 |74273:177|Q1 (|74273:177|:19)
- 3 - C 11 LCELL 0 1 1 8 |74373:97|:12
- 5 - C 04 LCELL 0 1 1 8 |74373:97|:13
- 5 - C 12 LCELL 0 1 1 8 |74373:97|:14
- 4 - C 11 LCELL 0 1 1 8 |74373:97|:15
- 7 - C 11 LCELL 0 1 1 8 |74373:97|:16
- 2 - C 04 LCELL 0 1 1 8 |74373:97|:17
- 4 - C 12 LCELL 0 1 1 8 |74373:97|:18
- 1 - C 04 LCELL 0 1 1 8 |74373:97|:19
- 8 - C 18 DFFE 0 2 0 1 |74374:178|:13
- 5 - A 14 DFFE 0 2 0 1 |74374:178|:14
- 7 - C 22 DFFE 0 2 0 1 |74374:178|:15
- 7 - A 17 DFFE 0 2 0 1 |74374:178|:16
- 2 - C 23 DFFE 0 2 0 1 |74374:178|:17
- 7 - A 22 DFFE 0 2 0 1 |74374:178|:18
- 8 - C 07 DFFE 0 2 0 1 |74374:178|:19
- 2 - C 02 DFFE 0 2 0 1 |74374:178|:20
- 7 - C 18 DFFE 0 2 0 1 |74374:179|:13
- 8 - C 16 DFFE 0 2 0 1 |74374:179|:14
- 6 - C 22 DFFE 0 2 0 1 |74374:179|:15
- 6 - A 17 DFFE 0 2 0 1 |74374:179|:16
- 6 - C 14 DFFE 0 2 0 1 |74374:179|:17
- 6 - A 22 DFFE 0 2 0 1 |74374:179|:18
- 7 - C 07 DFFE 0 2 0 1 |74374:179|:19
- 7 - C 20 DFFE 0 2 0 1 |74374:179|:20
- 7 - C 12 DFFE 0 2 0 1 |74374:180|:13
- 7 - C 16 DFFE 0 2 0 1 |74374:180|:14
- 2 - C 12 DFFE 0 2 0 1 |74374:180|:15
- 5 - C 17 DFFE 0 2 0 1 |74374:180|:16
- 5 - C 14 DFFE 0 2 0 1 |74374:180|:17
- 2 - C 13 DFFE 0 2 0 1 |74374:180|:18
- 6 - C 12 DFFE 0 2 0 1 |74374:180|:19
- 6 - C 20 DFFE 0 2 0 1 |74374:180|:20
- 6 - C 21 DFFE 0 2 0 1 |74374:181|:13
- 1 - C 21 DFFE 0 2 0 1 |74374:181|:14
- 5 - C 21 DFFE 0 2 0 1 |74374:181|:15
- 4 - C 17 DFFE 0 2 0 1 |74374:181|:16
- 2 - C 21 DFFE 0 2 0 1 |74374:181|:17
- 1 - A 02 DFFE 0 2 0 1 |74374:181|:18
- 4 - C 21 DFFE 0 2 0 1 |74374:181|:19
- 8 - C 21 DFFE 0 2 0 1 |74374:181|:20
- 3 - C 18 OR2 1 3 0 1 |74374:181|~40~1
- 2 - C 16 OR2 1 3 0 1 |74374:181|~41~1
- 4 - C 16 OR2 1 3 0 1 |74374:181|~42~1
- 3 - C 17 OR2 1 3 0 1 |74374:181|~43~1
- 3 - C 14 OR2 1 3 0 1 |74374:181|~44~1
- 2 - A 02 OR2 1 3 0 1 |74374:181|~45~1
- 2 - C 07 OR2 1 3 0 1 |74374:181|~46~1
- 4 - C 20 OR2 1 3 0 1 |74374:181|~47~1
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register
Device-Specific Information: d:\computer\alu\yunsuan22.rpt
yunsuan22
** FASTTRACK INTERCONNECT UTILIZATION **
Row FastTrack Interconnect:
Global Left Half- Right Half-
FastTrack FastTrack FastTrack
Row Interconnect Interconnect Interconnect Input Pins Output Pins Bidir Pins
A: 43/ 96( 44%) 6/ 48( 12%) 37/ 48( 77%) 11/16( 68%) 4/16( 25%) 0/16( 0%)
B: 5/ 96( 5%) 0/ 48( 0%) 0/ 48( 0%) 5/16( 31%) 0/16( 0%) 0/16( 0%)
C: 40/ 96( 41%) 17/ 48( 35%) 25/ 48( 52%) 0/16( 0%) 14/16( 87%) 0/16( 0%)
Column FastTrack Interconnect:
FastTrack
Column Interconnect Input Pins Output Pins Bidir Pins
01: 5/24( 20%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
02: 3/24( 12%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
03: 2/24( 8%) 2/4( 50%) 0/4( 0%) 0/4( 0%)
04: 1/24( 4%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
05: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
06: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
07: 3/24( 12%) 2/4( 50%) 0/4( 0%) 0/4( 0%)
08: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
09: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
10: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
11: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -