addvb_models_5.doc

Verilog HDL 高级数字设计源码 _chapter5

vti_encoding:SR|utf8-nl
vti_timelastmodified:TR|30 Dec 2002 22:50:16 -0000
vti_extenderversion:SR|5.0.2.4330
vti_author:SR|EAS\\ciletti
vti_modifiedby:SR|EAS\\ciletti
vti_timecreated:TR|30 Dec 2002 22:50:16 -0000
vti_cacheddtm:TX|30 Dec 2002 22:50:16 -0000
vti_filesize:IR|120320
vti_cachedtitle:SR|3
vti_title:SR|3
vti_lineageid:SR|{73350883-7CF0-47B8-A902-31EA35EF8A65}
vti_backlinkinfo:VX|