smartsopc_board_cyclone_1c6.tan.rpt

sopc开发板标准NIOSII模块

Timing Analyzer report for SmartSOPC_Board_Cyclone_1C6
Wed May 17 16:43:23 2006
Version 5.0 Build 168 06/22/2005 Service Pack 1.04 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'SYS_CLK:inst1|altpll:altpll_component|_clk0'
  6. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  7. Clock Hold: 'SYS_CLK:inst1|altpll:altpll_component|_clk0'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of