⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 makefile

📁 VHDL实现128bitAES加密算法 LOW AREA节约成本的实现 DATA FLOW为8bits
💻
字号:
COMP = vcomFLAGS = -work work -check_synthesis#rtl -level source codesRTL_SRC = \src/bytepermutation.vhd \src/bytepermutation_fwd_rtl.vhd \src/keyexpansion.vhd \src/keyexpansion_fwd_rtl.vhd \src/subbytes.vhd \src/subbytes_lut.vhd \src/mixcolumns.vhd \src/mixcolumns_fwd_rtl.vhd \src/par2ser.vhd \src/aes.vhd#testbech source codesTB_SRC = \src/aes_tb.vhd \src/aes_tb_test1.vhd \src/aes_tb_test2.vhd \src/aes_tb_test3.vhd.PHONY : core test1 test2 test3 compile#builds a single file from the design filescore :	cat $(RTL_SRC) > aes_core.vhdtest1 : compile	vsim -c -do "run 4000 ns" "work.aes_tb(test1)"test2 : compile	vsim -c -do "run 30000 ns" "work.aes_tb(test2)"test3 : compile	vsim -c -do "run 1700 us" "work.aes_tb(test3)"compile :	$(COMP) $(FLAGS) $(RTL_SRC)	$(COMP) $(FLAGS) $(TB_SRC)

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -