📄 foudiv.fit.qmsg
字号:
{ "Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" { } { } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" { } { } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { } { } 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.30 1 1 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.30 VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." { } { } 0} } { } 0} } { } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 4 40 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 4 total pin(s) used -- 40 pins available" { } { } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 48 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used -- 48 pins available" { } { } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 1 44 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used -- 44 pins available" { } { } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 48 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used -- 48 pins available" { } { } 0} } { } 0} } { } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" { } { } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" { } { } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" { } { } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" { } { } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.347 ns register register " "Info: Estimated most critical path is register to register delay of 8.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns do 1 REG LAB_X6_Y17 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y17; Fanout = 21; REG Node = 'do'" { } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "" { do } "NODE_NAME" } "" } } { "foudiv.vhd" "" { Text "F:/EDA_Quartus/foudiv/foudiv.vhd" 15 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.575 ns) 1.771 ns add~754COUT1_833 2 COMB LAB_X5_Y15 2 " "Info: 2: + IC(1.196 ns) + CELL(0.575 ns) = 1.771 ns; Loc. = LAB_X5_Y15; Fanout = 2; COMB Node = 'add~754COUT1_833'" { } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "1.771 ns" { do add~754COUT1_833 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.851 ns add~744COUT1_834 3 COMB LAB_X5_Y15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.851 ns; Loc. = LAB_X5_Y15; Fanout = 2; COMB Node = 'add~744COUT1_834'" { } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "0.080 ns" { add~754COUT1_833 add~744COUT1_834 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.931 ns add~779COUT1_835 4 COMB LAB_X5_Y15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.931 ns; Loc. = LAB_X5_Y15; Fanout = 2; COMB Node = 'add~779COUT1_835'" { } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "0.080 ns" { add~744COUT1_834 add~779COUT1_835 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.011 ns add~764COUT1 5 COMB LAB_X5_Y15 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.011 ns; Loc. = LAB_X5_Y15; Fanout = 2; COMB Node = 'add~764COUT1'" { } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "0.080 ns" { add~779COUT1_835 add~764COUT1 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 2.269 ns add~769 6 COMB LAB_X5_Y15 3 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 2.269 ns; Loc. = LAB_X5_Y15; Fanout = 3; COMB Node = 'add~769'" { } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "0.258 ns" { add~764COUT1 add~769 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 2.948 ns add~757 7 COMB LAB_X5_Y15 4 " "Info: 7: + IC(0.000 ns) + CELL(0.679 ns) = 2.948 ns; Loc. = LAB_X5_Y15; Fanout = 4; COMB Node = 'add~757'" { } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "0.679 ns" { add~769 add~757 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.432 ns) 4.550 ns add~679COUT1_826 8 COMB LAB_X7_Y15 2 " "Info: 8: + IC(1.170 ns) + CELL(0.432 ns) = 4.550 ns; Loc. = LAB_X7_Y15; Fanout = 2; COMB Node = 'add~679COUT1_826'" { } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "1.602 ns" { add~757 add~679COUT1_826 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.630 ns add~694COUT1_827 9 COMB LAB_X7_Y15 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.630 ns; Loc. = LAB_X7_Y15; Fanout = 1; COMB Node = 'add~694COUT1_827'" { } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "0.080 ns" { add~679COUT1_826 add~694COUT1_827 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 5.238 ns add~667 10 COMB LAB_X7_Y15 1 " "Info: 10: + IC(0.000 ns) + CELL(0.608 ns) = 5.238 ns; Loc. = LAB_X7_Y15; Fanout = 1; COMB Node = 'add~667'" { } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "0.608 ns" { add~694COUT1_827 add~667 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.292 ns) 6.128 ns reduce_nor~76 11 COMB LAB_X6_Y15 1 " "Info: 11: + IC(0.598 ns) + CELL(0.292 ns) = 6.128 ns; Loc. = LAB_X6_Y15; Fanout = 1; COMB Node = 'reduce_nor~76'" { } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "0.890 ns" { add~667 reduce_nor~76 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.074 ns) + CELL(0.590 ns) 6.792 ns reduce_nor~80 12 COMB LAB_X6_Y15 10 " "Info: 12: + IC(0.074 ns) + CELL(0.590 ns) = 6.792 ns; Loc. = LAB_X6_Y15; Fanout = 10; COMB Node = 'reduce_nor~80'" { } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "0.664 ns" { reduce_nor~76 reduce_nor~80 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.607 ns) 8.347 ns \\lammy02:updata\[3\] 13 REG LAB_X5_Y17 6 " "Info: 13: + IC(0.948 ns) + CELL(0.607 ns) = 8.347 ns; Loc. = LAB_X5_Y17; Fanout = 6; REG Node = '\\lammy02:updata\[3\]'" { } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "1.555 ns" { reduce_nor~80 \lammy02:updata[3] } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.361 ns 52.25 % " "Info: Total cell delay = 4.361 ns ( 52.25 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.986 ns 47.75 % " "Info: Total interconnect delay = 3.986 ns ( 47.75 % )" { } { } 0} } { { "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" "" { Report "F:/EDA_Quartus/foudiv/db/foudiv_cmp.qrpt" Compiler "foudiv" "UNKNOWN" "V1" "F:/EDA_Quartus/foudiv/db/foudiv.quartus_db" { Floorplan "F:/EDA_Quartus/foudiv/" "" "8.347 ns" { do add~754COUT1_833 add~744COUT1_834 add~779COUT1_835 add~764COUT1 add~769 add~757 add~679COUT1_826 add~694COUT1_827 add~667 reduce_nor~76 reduce_nor~80 \lammy02:updata[3] } "NODE_NAME" } "" } } } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" { } { } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" { } { } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" { } { } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." { } { } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" { } { } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" { } { } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" { } { } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" { } { } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 22:20:44 2007 " "Info: Processing ended: Fri Jun 15 22:20:44 2007" { } { } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" { } { } 0} } { } 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -