📄 foudiv.fit.rpt
字号:
; \lammy03:dodata[4] ; 2 ;
; add~762 ; 2 ;
; \lammy03:dodata[3] ; 2 ;
; add~757 ; 2 ;
; \lammy03:dodata[5] ; 2 ;
; add~752 ; 2 ;
; \lammy03:dodata[0] ; 2 ;
; add~747 ; 2 ;
; \lammy03:dodata[7] ; 2 ;
; add~742 ; 2 ;
; \lammy03:dodata[1] ; 2 ;
+--------------------+------------+
+-----------------------------------------------------+
; Interconnect Usage Summary ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage ;
+----------------------------+------------------------+
; C4s ; 47 / 16,320 ( < 1 % ) ;
; Direct links ; 28 / 21,944 ( < 1 % ) ;
; Global clocks ; 3 / 8 ( 37 % ) ;
; LAB clocks ; 8 / 240 ( 3 % ) ;
; LUT chains ; 1 / 5,382 ( < 1 % ) ;
; Local interconnects ; 109 / 21,944 ( < 1 % ) ;
; M4K buffers ; 0 / 720 ( 0 % ) ;
; R4s ; 31 / 14,640 ( < 1 % ) ;
+----------------------------+------------------------+
+--------------------------------------------------------------------------+
; LAB Logic Elements ;
+--------------------------------------------+-----------------------------+
; Number of Logic Elements (Average = 8.11) ; Number of LABs (Total = 9) ;
+--------------------------------------------+-----------------------------+
; 1 ; 0 ;
; 2 ; 1 ;
; 3 ; 1 ;
; 4 ; 0 ;
; 5 ; 0 ;
; 6 ; 0 ;
; 7 ; 0 ;
; 8 ; 0 ;
; 9 ; 2 ;
; 10 ; 5 ;
+--------------------------------------------+-----------------------------+
+------------------------------------------------------------------+
; LAB-wide Signals ;
+------------------------------------+-----------------------------+
; LAB-wide Signals (Average = 1.78) ; Number of LABs (Total = 9) ;
+------------------------------------+-----------------------------+
; 1 Async. clear ; 3 ;
; 1 Clock ; 8 ;
; 1 Clock enable ; 5 ;
+------------------------------------+-----------------------------+
+---------------------------------------------------------------------------+
; LAB Signals Sourced ;
+---------------------------------------------+-----------------------------+
; Number of Signals Sourced (Average = 8.00) ; Number of LABs (Total = 9) ;
+---------------------------------------------+-----------------------------+
; 0 ; 0 ;
; 1 ; 0 ;
; 2 ; 1 ;
; 3 ; 1 ;
; 4 ; 0 ;
; 5 ; 0 ;
; 6 ; 0 ;
; 7 ; 0 ;
; 8 ; 1 ;
; 9 ; 1 ;
; 10 ; 5 ;
+---------------------------------------------+-----------------------------+
+-------------------------------------------------------------------------------+
; LAB Signals Sourced Out ;
+-------------------------------------------------+-----------------------------+
; Number of Signals Sourced Out (Average = 6.89) ; Number of LABs (Total = 9) ;
+-------------------------------------------------+-----------------------------+
; 0 ; 0 ;
; 1 ; 1 ;
; 2 ; 0 ;
; 3 ; 1 ;
; 4 ; 0 ;
; 5 ; 1 ;
; 6 ; 1 ;
; 7 ; 0 ;
; 8 ; 1 ;
; 9 ; 1 ;
; 10 ; 3 ;
+-------------------------------------------------+-----------------------------+
+----------------------------------------------------------------------------+
; LAB Distinct Inputs ;
+----------------------------------------------+-----------------------------+
; Number of Distinct Inputs (Average = 12.56) ; Number of LABs (Total = 9) ;
+----------------------------------------------+-----------------------------+
; 0 ; 0 ;
; 1 ; 0 ;
; 2 ; 1 ;
; 3 ; 1 ;
; 4 ; 0 ;
; 5 ; 0 ;
; 6 ; 1 ;
; 7 ; 0 ;
; 8 ; 0 ;
; 9 ; 0 ;
; 10 ; 1 ;
; 11 ; 1 ;
; 12 ; 0 ;
; 13 ; 0 ;
; 14 ; 0 ;
; 15 ; 0 ;
; 16 ; 0 ;
; 17 ; 0 ;
; 18 ; 0 ;
; 19 ; 1 ;
; 20 ; 1 ;
; 21 ; 2 ;
+----------------------------------------------+-----------------------------+
+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
Info: Processing started: Fri Jun 15 22:20:38 2007
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off foudiv -c foudiv
Info: Selected device EP1C6Q240C8 for design "foudiv"
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices.
Info: Device EP1C12Q240C8 is compatible
Info: No exact pin location assignment(s) for 5 pins of 5 total pins
Info: Pin fout not assigned to an exact location on the device
Info: Pin clk not assigned to an exact location on the device
Info: Pin rst not assigned to an exact location on the device
Info: Pin pclk not assigned to an exact location on the device
Info: Pin clkmd not assigned to an exact location on the device
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
Info: Assuming a global fmax requirement of 1 MHz
Info: Not setting a global tsu re
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -