addvb_models_4.doc

来自「Verilog_HDL源码」· DOC 代码 · 共 18 行

vti_encoding:SR|utf8-nl
vti_timelastmodified:TR|30 Dec 2002 22:35:34 -0000
vti_extenderversion:SR|5.0.2.4330
vti_author:SR|EAS\\ciletti
vti_modifiedby:SR|EAS\\ciletti
vti_timecreated:TR|30 Dec 2002 22:35:34 -0000
vti_cacheddtm:TX|30 Dec 2002 22:35:34 -0000
vti_filesize:IR|57344
vti_cachedtitle:SR|3
vti_cachedlinkinfo:VX|H|file:///E:/My\\ Drawings/Averbook_2/Chapter_4/c.wmf
vti_cachedsvcrellinks:VX|NHUS|file:///E:/My\\ Drawings/Averbook_2/Chapter_4/c.wmf
vti_title:SR|3
vti_assignedto:SR|
vti_approvallevel:SR|
vti_cachedcustomprops:VX|
vti_lineageid:SR|{DEB7A375-71E1-4D10-805E-15871132EE0E}
vti_backlinkinfo:VX|