machinect1.v

精简CPU设计

module machinect1(ena,fetch,rst);
    output ena;
    input fetch,rst;
    reg ena;
    
    always @(posedge fetch or rst)
       begin
           if(!rst)
              ena<=0;
           else
              ena<=1;
       end
     endmodule