test_double3.map.eqn

DDS锯齿波发生器： 开发平台：maxplus＋FPGA 功能： 输出X路扫屏锯齿波。频率可用键盘精确控制

D1_REG_Q[13] = DFFEA(D1_REG_Q[13]_lut_out, J1_CLK, !K1_TMP, , , , );

--D1L92 is generator_accB:inst3|REG_Q[13]~COUT
--operation mode is arithmetic

D1L92 = CARRY(D1_REG_Q[13] & !K1_RAMTMP0[5] & !D1L72 # !D1_REG_Q[13] & (!D1L72 # !K1_RAMTMP0[5]));


--E1L42 is generator_add:inst4|add~53
--operation mode is normal

E1L42 = E1L31 & (D1_REG_Q[13] # J1_CLK) # !E1L31 & D1_REG_Q[13] & !J1_CLK;


--E1L51 is generator_add:inst4|add~9
--operation mode is arithmetic

E1L51_carry_eqn = E1L41;
E1L51 = D1_REG_Q[14] $ K1_RAMTMP2[6] $ E1L51_carry_eqn;

--E1L61 is generator_add:inst4|add~9COUT
--operation mode is arithmetic

E1L61 = CARRY(D1_REG_Q[14] & !K1_RAMTMP2[6] & !E1L41 # !D1_REG_Q[14] & (!E1L41 # !K1_RAMTMP2[6]));


--D1_REG_Q[14] is generator_accB:inst3|REG_Q[14]
--operation mode is arithmetic

D1_REG_Q[14]_carry_eqn = D1L92;
D1_REG_Q[14]_lut_out = D1_REG_Q[14] $ K1_RAMTMP0[6] $ !D1_REG_Q[14]_carry_eqn;
D1_REG_Q[14] = DFFEA(D1_REG_Q[14]_lut_out, J1_CLK, !K1_TMP, , , , );

--D1L13 is generator_accB:inst3|REG_Q[14]~COUT
--operation mode is arithmetic

D1L13 = CARRY(D1_REG_Q[14] & (K1_RAMTMP0[6] # !D1L92) # !D1_REG_Q[14] & K1_RAMTMP0[6] & !D1L92);


--E1L52 is generator_add:inst4|add~54
--operation mode is normal

E1L52 = E1L51 & (D1_REG_Q[14] # J1_CLK) # !E1L51 & D1_REG_Q[14] & !J1_CLK;


--E1L71 is generator_add:inst4|add~10
--operation mode is normal

E1L71_carry_eqn = E1L61;
E1L71 = D1_REG_Q[15] $ K1_RAMTMP2[7] $ !E1L71_carry_eqn;


--D1_REG_Q[15] is generator_accB:inst3|REG_Q[15]
--operation mode is normal

D1_REG_Q[15]_carry_eqn = D1L13;
D1_REG_Q[15]_lut_out = D1_REG_Q[15] $ K1_RAMTMP0[7] $ D1_REG_Q[15]_carry_eqn;
D1_REG_Q[15] = DFFEA(D1_REG_Q[15]_lut_out, J1_CLK, !K1_TMP, , , , );


--E1L62 is generator_add:inst4|add~55
--operation mode is normal

E1L62 = E1L71 & (D1_REG_Q[15] # J1_CLK) # !E1L71 & D1_REG_Q[15] & !J1_CLK;


--Q1_safe_q[0] is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[0]
--operation mode is arithmetic

Q1_safe_q[0]_lut_out = !Q1_safe_q[0];
Q1_safe_q[0]_reg_input = !J1L2 & Q1_safe_q[0]_lut_out;
Q1_safe_q[0] = DFFEA(Q1_safe_q[0]_reg_input, CLK, VCC, , , , );

--Q1L2 is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

Q1L2 = CARRY(Q1_safe_q[0]);


--Q1_safe_q[1] is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[1]
--operation mode is arithmetic

Q1_safe_q[1]_carry_eqn = Q1L2;
Q1_safe_q[1]_lut_out = Q1_safe_q[1] $ Q1_safe_q[1]_carry_eqn;
Q1_safe_q[1]_reg_input = !J1L2 & Q1_safe_q[1]_lut_out;
Q1_safe_q[1] = DFFEA(Q1_safe_q[1]_reg_input, CLK, VCC, , , , );

--Q1L4 is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

Q1L4 = CARRY(!Q1L2 # !Q1_safe_q[1]);


--Q1_safe_q[2] is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[2]
--operation mode is arithmetic

Q1_safe_q[2]_carry_eqn = Q1L4;
Q1_safe_q[2]_lut_out = Q1_safe_q[2] $ !Q1_safe_q[2]_carry_eqn;
Q1_safe_q[2]_reg_input = !J1L2 & Q1_safe_q[2]_lut_out;
Q1_safe_q[2] = DFFEA(Q1_safe_q[2]_reg_input, CLK, VCC, , , , );

--Q1L6 is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

Q1L6 = CARRY(Q1_safe_q[2] & !Q1L4);


--Q1_safe_q[3] is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[3]
--operation mode is normal

Q1_safe_q[3]_carry_eqn = Q1L6;
Q1_safe_q[3]_lut_out = Q1_safe_q[3] $ Q1_safe_q[3]_carry_eqn;
Q1_safe_q[3]_reg_input = !J1L2 & Q1_safe_q[3]_lut_out;
Q1_safe_q[3] = DFFEA(Q1_safe_q[3]_reg_input, CLK, VCC, , , , );


--J1L2 is FREDEVIDER8:inst8|reduce_nor~18
--operation mode is normal

J1L2 = !Q1_safe_q[0] & Q1_safe_q[1] & Q1_safe_q[2] & Q1_safe_q[3];


--K1_LATCH_ADDRES[2] is BUS_51:inst9|LATCH_ADDRES[2]
--operation mode is normal

K1_LATCH_ADDRES[2]_lut_out = A1L02;
K1_LATCH_ADDRES[2] = DFFEA(K1_LATCH_ADDRES[2]_lut_out, !ALE, VCC, , , , );


--K1_LATCH_ADDRES[7] is BUS_51:inst9|LATCH_ADDRES[7]
--operation mode is normal

K1_LATCH_ADDRES[7]_lut_out = A1L51;
K1_LATCH_ADDRES[7] = DFFEA(K1_LATCH_ADDRES[7]_lut_out, !ALE, VCC, , , , );


--K1_LATCH_ADDRES[6] is BUS_51:inst9|LATCH_ADDRES[6]
--operation mode is normal

K1_LATCH_ADDRES[6]_lut_out = A1L61;
K1_LATCH_ADDRES[6] = DFFEA(K1_LATCH_ADDRES[6]_lut_out, !ALE, VCC, , , , );


--K1_LATCH_ADDRES[5] is BUS_51:inst9|LATCH_ADDRES[5]
--operation mode is normal

K1_LATCH_ADDRES[5]_lut_out = A1L71;
K1_LATCH_ADDRES[5] = DFFEA(K1_LATCH_ADDRES[5]_lut_out, !ALE, VCC, , , , );


--K1L95 is BUS_51:inst9|reduce_nor~68
--operation mode is normal

K1L95 = K1_LATCH_ADDRES[6] & K1_LATCH_ADDRES[5];


--K1_LATCH_ADDRES[4] is BUS_51:inst9|LATCH_ADDRES[4]
--operation mode is normal

K1_LATCH_ADDRES[4]_lut_out = A1L81;
K1_LATCH_ADDRES[4] = DFFEA(K1_LATCH_ADDRES[4]_lut_out, !ALE, VCC, , , , );


--K1_LATCH_ADDRES[3] is BUS_51:inst9|LATCH_ADDRES[3]
--operation mode is normal

K1_LATCH_ADDRES[3]_lut_out = A1L91;
K1_LATCH_ADDRES[3] = DFFEA(K1_LATCH_ADDRES[3]_lut_out, !ALE, VCC, , , , );


--K1L06 is BUS_51:inst9|reduce_nor~69
--operation mode is normal

K1L06 = K1_LATCH_ADDRES[7] & K1L95 & K1_LATCH_ADDRES[4] & K1_LATCH_ADDRES[3];


--K1_LATCH_ADDRES[0] is BUS_51:inst9|LATCH_ADDRES[0]
--operation mode is normal

K1_LATCH_ADDRES[0]_lut_out = A1L22;
K1_LATCH_ADDRES[0] = DFFEA(K1_LATCH_ADDRES[0]_lut_out, !ALE, VCC, , , , );


--K1_LATCH_ADDRES[1] is BUS_51:inst9|LATCH_ADDRES[1]
--operation mode is normal

K1_LATCH_ADDRES[1]_lut_out = A1L12;
K1_LATCH_ADDRES[1] = DFFEA(K1_LATCH_ADDRES[1]_lut_out, !ALE, VCC, , , , );


--K1L85 is BUS_51:inst9|reduce_nor~4
--operation mode is normal

K1L85 = K1_LATCH_ADDRES[2] # !K1L06 # !K1_LATCH_ADDRES[1] # !K1_LATCH_ADDRES[0];


--K1L12 is BUS_51:inst9|process2~0
--operation mode is normal

K1L12 = !CS & !WR;


--K1_P0_OUT[7] is BUS_51:inst9|P0_OUT[7]
--operation mode is normal

K1_P0_OUT[7]_lut_out = K1_RAMTMP1[7] & (K1_P0_OUT[7] # !K1L55) # !K1_RAMTMP1[7] & K1_P0_OUT[7] & K1L55;
K1_P0_OUT[7]_sload_eqn = (K1L45 & K1_RAMTMP0[7]) # (!K1L45 & K1_P0_OUT[7]_lut_out);
K1_P0_OUT[7] = DFFEA(K1_P0_OUT[7]_sload_eqn, CLK, VCC, , K1L02, , );


--K1_GX is BUS_51:inst9|GX
--operation mode is normal

K1_GX_lut_out = !CS & !RD & (K1L45 # !K1L55);
K1_GX = DFFEA(K1_GX_lut_out, CLK, VCC, , , , );


--K1_P0_OUT[6] is BUS_51:inst9|P0_OUT[6]
--operation mode is normal

K1_P0_OUT[6]_lut_out = K1_RAMTMP1[6] & (K1_P0_OUT[6] # !K1L55) # !K1_RAMTMP1[6] & K1_P0_OUT[6] & K1L55;
K1_P0_OUT[6]_sload_eqn = (K1L45 & K1_RAMTMP0[6]) # (!K1L45 & K1_P0_OUT[6]_lut_out);
K1_P0_OUT[6] = DFFEA(K1_P0_OUT[6]_sload_eqn, CLK, VCC, , K1L02, , );


--K1_P0_OUT[5] is BUS_51:inst9|P0_OUT[5]
--operation mode is normal

K1_P0_OUT[5]_lut_out = K1_RAMTMP1[5] & (K1_P0_OUT[5] # !K1L55) # !K1_RAMTMP1[5] & K1_P0_OUT[5] & K1L55;
K1_P0_OUT[5]_sload_eqn = (K1L45 & K1_RAMTMP0[5]) # (!K1L45 & K1_P0_OUT[5]_lut_out);
K1_P0_OUT[5] = DFFEA(K1_P0_OUT[5]_sload_eqn, CLK, VCC, , K1L02, , );


--K1_P0_OUT[4] is BUS_51:inst9|P0_OUT[4]
--operation mode is normal

K1_P0_OUT[4]_lut_out = K1_RAMTMP1[4] & (K1_P0_OUT[4] # !K1L55) # !K1_RAMTMP1[4] & K1_P0_OUT[4] & K1L55;
K1_P0_OUT[4]_sload_eqn = (K1L45 & K1_RAMTMP0[4]) # (!K1L45 & K1_P0_OUT[4]_lut_out);
K1_P0_OUT[4] = DFFEA(K1_P0_OUT[4]_sload_eqn, CLK, VCC, , K1L02, , );


--K1_P0_OUT[3] is BUS_51:inst9|P0_OUT[3]
--operation mode is normal

K1_P0_OUT[3]_lut_out = K1_RAMTMP1[3] & (K1_P0_OUT[3] # !K1L55) # !K1_RAMTMP1[3] & K1_P0_OUT[3] & K1L55;
K1_P0_OUT[3]_sload_eqn = (K1L45 & K1_RAMTMP0[3]) # (!K1L45 & K1_P0_OUT[3]_lut_out);
K1_P0_OUT[3] = DFFEA(K1_P0_OUT[3]_sload_eqn, CLK, VCC, , K1L02, , );


--K1_P0_OUT[2] is BUS_51:inst9|P0_OUT[2]
--operation mode is normal

K1_P0_OUT[2]_lut_out = K1_RAMTMP1[2] & (K1_P0_OUT[2] # !K1L55) # !K1_RAMTMP1[2] & K1_P0_OUT[2] & K1L55;
K1_P0_OUT[2]_sload_eqn = (K1L45 & K1_RAMTMP0[2]) # (!K1L45 & K1_P0_OUT[2]_lut_out);
K1_P0_OUT[2] = DFFEA(K1_P0_OUT[2]_sload_eqn, CLK, VCC, , K1L02, , );


--K1_P0_OUT[1] is BUS_51:inst9|P0_OUT[1]
--operation mode is normal

K1_P0_OUT[1]_lut_out = K1_RAMTMP1[1] & (K1_P0_OUT[1] # !K1L55) # !K1_RAMTMP1[1] & K1_P0_OUT[1] & K1L55;
K1_P0_OUT[1]_sload_eqn = (K1L45 & K1_RAMTMP0[1]) # (!K1L45 & K1_P0_OUT[1]_lut_out);
K1_P0_OUT[1] = DFFEA(K1_P0_OUT[1]_sload_eqn, CLK, VCC, , K1L02, , );


--K1_P0_OUT[0] is BUS_51:inst9|P0_OUT[0]
--operation mode is normal

K1_P0_OUT[0]_lut_out = K1_RAMTMP1[0] & (K1_P0_OUT[0] # !K1L55) # !K1_RAMTMP1[0] & K1_P0_OUT[0] & K1L55;
K1_P0_OUT[0]_sload_eqn = (K1L45 & K1_RAMTMP0[0]) # (!K1L45 & K1_P0_OUT[0]_lut_out);
K1_P0_OUT[0] = DFFEA(K1_P0_OUT[0]_sload_eqn, CLK, VCC, , K1L02, , );


--K1_RAMTMP3[7] is BUS_51:inst9|RAMTMP3[7]
--operation mode is normal

K1_RAMTMP3[7]_lut_out = K1L75 & K1L85 & K1_RAMTMP3[7] # !K1L75 & A1L51;
K1_RAMTMP3[7] = DFFEA(K1_RAMTMP3[7]_lut_out, !CLK, VCC, , K1L35, , );


--K1_RAMTMP1[7] is BUS_51:inst9|RAMTMP1[7]
--operation mode is normal

K1_RAMTMP1[7]_lut_out = K1L55 & K1L85 & K1_RAMTMP1[7] # !K1L55 & A1L51;
K1_RAMTMP1[7] = DFFEA(K1_RAMTMP1[7]_lut_out, !CLK, VCC, , K1L04, , );


--D1_REG_Q[6] is generator_accB:inst3|REG_Q[6]
--operation mode is arithmetic

D1_REG_Q[6]_carry_eqn = D1L31;
D1_REG_Q[6]_lut_out = D1_REG_Q[6] $ K1_RAMTMP1[6] $ !D1_REG_Q[6]_carry_eqn;
D1_REG_Q[6] = DFFEA(D1_REG_Q[6]_lut_out, J1_CLK, !K1_TMP, , , , );

--D1L51 is generator_accB:inst3|REG_Q[6]~COUT
--operation mode is arithmetic

D1L51 = CARRY(D1_REG_Q[6] & (K1_RAMTMP1[6] # !D1L31) # !D1_REG_Q[6] & K1_RAMTMP1[6] & !D1L31);


--K1_RAMTMP2[0] is BUS_51:inst9|RAMTMP2[0]
--operation mode is normal

K1_RAMTMP2[0]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[0] # !K1L65 & A1L22;
K1_RAMTMP2[0] = DFFEA(K1_RAMTMP2[0]_lut_out, !CLK, VCC, , K1L05, , );


--K1_RAMTMP0[0] is BUS_51:inst9|RAMTMP0[0]
--operation mode is normal

K1_RAMTMP0[0]_lut_out = K1L45 & A1L22 # !K1L45 & K1L85 & K1_RAMTMP0[0];
K1_RAMTMP0[0] = DFFEA(K1_RAMTMP0[0]_lut_out, !CLK, VCC, , K1L12, , );


--K1_RAMTMP2[1] is BUS_51:inst9|RAMTMP2[1]
--operation mode is normal

K1_RAMTMP2[1]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[1] # !K1L65 & A1L12;
K1_RAMTMP2[1] = DFFEA(K1_RAMTMP2[1]_lut_out, !CLK, VCC, , K1L05, , );


--K1_RAMTMP0[1] is BUS_51:inst9|RAMTMP0[1]
--operation mode is normal

K1_RAMTMP0[1]_lut_out = K1L45 & A1L12 # !K1L45 & K1L85 & K1_RAMTMP0[1];
K1_RAMTMP0[1] = DFFEA(K1_RAMTMP0[1]_lut_out, !CLK, VCC, , K1L12, , );


--K1_RAMTMP2[2] is BUS_51:inst9|RAMTMP2[2]
--operation mode is normal

K1_RAMTMP2[2]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[2] # !K1L65 & A1L02;
K1_RAMTMP2[2] = DFFEA(K1_RAMTMP2[2]_lut_out, !CLK, VCC, , K1L05, , );


--K1_RAMTMP0[2] is BUS_51:inst9|RAMTMP0[2]
--operation mode is normal

K1_RAMTMP0[2]_lut_out = K1L45 & A1L02 # !K1L45 & K1L85 & K1_RAMTMP0[2];
K1_RAMTMP0[2] = DFFEA(K1_RAMTMP0[2]_lut_out, !CLK, VCC, , K1L12, , );


--K1_RAMTMP2[3] is BUS_51:inst9|RAMTMP2[3]
--operation mode is normal

K1_RAMTMP2[3]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[3] # !K1L65 & A1L91;
K1_RAMTMP2[3] = DFFEA(K1_RAMTMP2[3]_lut_out, !CLK, VCC, , K1L05, , );


--K1_RAMTMP0[3] is BUS_51:inst9|RAMTMP0[3]
--operation mode is normal

K1_RAMTMP0[3]_lut_out = K1L45 & A1L91 # !K1L45 & K1L85 & K1_RAMTMP0[3];
K1_RAMTMP0[3] = DFFEA(K1_RAMTMP0[3]_lut_out, !CLK, VCC, , K1L12, , );


--K1_RAMTMP2[4] is BUS_51:inst9|RAMTMP2[4]
--operation mode is normal

K1_RAMTMP2[4]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[4] # !K1L65 & A1L81;
K1_RAMTMP2[4] = DFFEA(K1_RAMTMP2[4]_lut_out, !CLK, VCC, , K1L05, , );


--K1_RAMTMP0[4] is BUS_51:inst9|RAMTMP0[4]
--operation mode is normal

K1_RAMTMP0[4]_lut_out = K1L45 & A1L81 # !K1L45 & K1L85 & K1_RAMTMP0[4];
K1_RAMTMP0[4] = DFFEA(K1_RAMTMP0[4]_lut_out, !CLK, VCC, , K1L12, , );


--K1_RAMTMP2[5] is BUS_51:inst9|RAMTMP2[5]
--operation mode is normal

K1_RAMTMP2[5]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[5] # !K1L65 & A1L71;
K1_RAMTMP2[5] = DFFEA(K1_RAMTMP2[5]_lut_out, !CLK, VCC, , K1L05, , );


--K1_RAMTMP0[5] is BUS_51:inst9|RAMTMP0[5]
--operation mode is normal

K1_RAMTMP0[5]_lut_out = K1L45 & A1L71 # !K1L45 & K1L85 & K1_RAMTMP0[5];
K1_RAMTMP0[5] = DFFEA(K1_RAMTMP0[5]_lut_out, !CLK, VCC, , K1L12, , );


--K1_RAMTMP2[6] is BUS_51:inst9|RAMTMP2[6]
--operation mode is normal

K1_RAMTMP2[6]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[6] # !K1L65 & A1L61;
K1_RAMTMP2[6] = DFFEA(K1_RAMTMP2[6]_lut_out, !CLK, VCC, , K1L05, , );


--K1_RAMTMP0[6] is BUS_51:inst9|RAMTMP0[6]
--operation mode is normal

K1_RAMTMP0[6]_lut_out = K1L45 & A1L61 # !K1L45 & K1L85 & K1_RAMTMP0[6];
K1_RAMTMP0[6] = DFFEA(K1_RAMTMP0[6]_lut_out, !CLK, VCC, , K1L12, , );


--K1_RAMTMP2[7] is BUS_51:inst9|RAMTMP2[7]
--operation mode is normal

K1_RAMTMP2[7]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[7] # !K1L65 & A1L51;
K1_RAMTMP2[7] = DFFEA(K1_RAMTMP2[7]_lut_out, !CLK, VCC, , K1L05, , );


--K1_RAMTMP0[7] is BUS_51:inst9|RAMTMP0[7]
--operation mode is normal

K1_RAMTMP0[7]_lut_out = K1L45 & A1L51 # !K1L45 & K1L85 & K1_RAMTMP0[7];
K1_RAMTMP0[7] = DFFEA(K1_RAMTMP0[7]_lut_out, !CLK, VCC, , K1L12, , );


--K1L55 is BUS_51:inst9|reduce_nor~1
--operation mode is normal

K1L55 = K1_LATCH_ADDRES[1] # !K1L06 # !K1_LATCH_ADDRES[2] # !K1_LATCH_ADDRES[0];


--K1L45 is BUS_51:inst9|reduce_nor~0
--operation mode is normal

K1L45 = !K1_LATCH_ADDRES[0] & !K1_LATCH_ADDRES[1] & K1_LATCH_ADDRES[2] & K1L06;


--K1L02 is BUS_51:inst9|process1~0
--operation mode is normal

K1L02 = !CS & !RD;


--K1_RAMTMP1[6] is BUS_51:inst9|RAMTMP1[6]
--operation mode is normal