test_double3.fit.eqn

DDS锯齿波发生器： 开发平台：maxplus＋FPGA 功能： 输出X路扫屏锯齿波。频率可用键盘精确控制

D1L05 = CARRY(D1L05_cout_0);

--D1L15 is generator_accB:inst3|REG_Q[13]~COUT1 at LC_X18_Y4_N5
--operation mode is arithmetic

D1L15_cout_1 = K1_RAMTMP0[5] & !D1_REG_Q[13] & !D1L74 # !K1_RAMTMP0[5] & (!D1L74 # !D1_REG_Q[13]);
D1L15 = CARRY(D1L15_cout_1);


--E1L04 is generator_add:inst4|add~53 at LC_X15_Y4_N4
--operation mode is normal

E1L04 = J1_CLK & E1L52 # !J1_CLK & D1_REG_Q[13];


--E1L92 is generator_add:inst4|add~9 at LC_X19_Y4_N7
--operation mode is arithmetic

E1L92_carry_eqn = (!E1L81 & E1L72) # (E1L81 & E1L82);
E1L92 = K1_RAMTMP2[6] $ D1_REG_Q[14] $ E1L92_carry_eqn;

--E1L13 is generator_add:inst4|add~9COUT0 at LC_X19_Y4_N7
--operation mode is arithmetic

E1L13_cout_0 = K1_RAMTMP2[6] & !D1_REG_Q[14] & !E1L72 # !K1_RAMTMP2[6] & (!E1L72 # !D1_REG_Q[14]);
E1L13 = CARRY(E1L13_cout_0);

--E1L23 is generator_add:inst4|add~9COUT1 at LC_X19_Y4_N7
--operation mode is arithmetic

E1L23_cout_1 = K1_RAMTMP2[6] & !D1_REG_Q[14] & !E1L82 # !K1_RAMTMP2[6] & (!E1L82 # !D1_REG_Q[14]);
E1L23 = CARRY(E1L23_cout_1);


--D1_REG_Q[14] is generator_accB:inst3|REG_Q[14] at LC_X18_Y4_N6
--operation mode is arithmetic

D1_REG_Q[14]_carry_eqn = (!D1L74 & D1L05) # (D1L74 & D1L15);
D1_REG_Q[14]_lut_out = D1_REG_Q[14] $ K1_RAMTMP0[6] $ !D1_REG_Q[14]_carry_eqn;
D1_REG_Q[14] = DFFEA(D1_REG_Q[14]_lut_out, GLOBAL(J1_CLK), !GLOBAL(K1_TMP), , , , );

--D1L45 is generator_accB:inst3|REG_Q[14]~COUT0 at LC_X18_Y4_N6
--operation mode is arithmetic

D1L45_cout_0 = D1_REG_Q[14] & (K1_RAMTMP0[6] # !D1L05) # !D1_REG_Q[14] & K1_RAMTMP0[6] & !D1L05;
D1L45 = CARRY(D1L45_cout_0);

--D1L55 is generator_accB:inst3|REG_Q[14]~COUT1 at LC_X18_Y4_N6
--operation mode is arithmetic

D1L55_cout_1 = D1_REG_Q[14] & (K1_RAMTMP0[6] # !D1L15) # !D1_REG_Q[14] & K1_RAMTMP0[6] & !D1L15;
D1L55 = CARRY(D1L55_cout_1);


--E1L14 is generator_add:inst4|add~54 at LC_X17_Y4_N4
--operation mode is normal

E1L14 = D1_REG_Q[14] & (E1L92 # !J1_CLK) # !D1_REG_Q[14] & J1_CLK & E1L92;


--E1L33 is generator_add:inst4|add~10 at LC_X19_Y4_N8
--operation mode is normal

E1L33_carry_eqn = (!E1L81 & E1L13) # (E1L81 & E1L23);
E1L33 = D1_REG_Q[15] $ E1L33_carry_eqn $ !K1_RAMTMP2[7];


--D1_REG_Q[15] is generator_accB:inst3|REG_Q[15] at LC_X18_Y4_N7
--operation mode is normal

D1_REG_Q[15]_carry_eqn = (!D1L74 & D1L45) # (D1L74 & D1L55);
D1_REG_Q[15]_lut_out = D1_REG_Q[15] $ D1_REG_Q[15]_carry_eqn $ K1_RAMTMP0[7];
D1_REG_Q[15] = DFFEA(D1_REG_Q[15]_lut_out, GLOBAL(J1_CLK), !GLOBAL(K1_TMP), , , , );


--E1L24 is generator_add:inst4|add~55 at LC_X19_Y4_N9
--operation mode is normal

E1L24 = D1_REG_Q[15] & (E1L33 # !J1_CLK) # !D1_REG_Q[15] & J1_CLK & E1L33;


--Q1_safe_q[0] is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[0] at LC_X8_Y4_N5
--operation mode is arithmetic

Q1_safe_q[0]_lut_out = !Q1_safe_q[0];
Q1_safe_q[0]_reg_input = !J1L2 & Q1_safe_q[0]_lut_out;
Q1_safe_q[0] = DFFEA(Q1_safe_q[0]_reg_input, GLOBAL(CLK), VCC, , , , );

--Q1L01 is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[0]~COUT0 at LC_X8_Y4_N5
--operation mode is arithmetic

Q1L01_cout_0 = Q1_safe_q[0];
Q1L01 = CARRY(Q1L01_cout_0);

--Q1L11 is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[0]~COUT1 at LC_X8_Y4_N5
--operation mode is arithmetic

Q1L11_cout_1 = Q1_safe_q[0];
Q1L11 = CARRY(Q1L11_cout_1);


--Q1_safe_q[1] is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[1] at LC_X8_Y4_N6
--operation mode is arithmetic

Q1_safe_q[1]_lut_out = Q1_safe_q[1] $ Q1L01;
Q1_safe_q[1]_reg_input = !J1L2 & Q1_safe_q[1]_lut_out;
Q1_safe_q[1] = DFFEA(Q1_safe_q[1]_reg_input, GLOBAL(CLK), VCC, , , , );

--Q1L31 is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[1]~COUT0 at LC_X8_Y4_N6
--operation mode is arithmetic

Q1L31_cout_0 = !Q1L01 # !Q1_safe_q[1];
Q1L31 = CARRY(Q1L31_cout_0);

--Q1L41 is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[1]~COUT1 at LC_X8_Y4_N6
--operation mode is arithmetic

Q1L41_cout_1 = !Q1L11 # !Q1_safe_q[1];
Q1L41 = CARRY(Q1L41_cout_1);


--Q1_safe_q[2] is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[2] at LC_X8_Y4_N7
--operation mode is arithmetic

Q1_safe_q[2]_lut_out = Q1_safe_q[2] $ !Q1L31;
Q1_safe_q[2]_reg_input = !J1L2 & Q1_safe_q[2]_lut_out;
Q1_safe_q[2] = DFFEA(Q1_safe_q[2]_reg_input, GLOBAL(CLK), VCC, , , , );

--Q1L61 is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[2]~COUT0 at LC_X8_Y4_N7
--operation mode is arithmetic

Q1L61_cout_0 = Q1_safe_q[2] & !Q1L31;
Q1L61 = CARRY(Q1L61_cout_0);

--Q1L71 is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[2]~COUT1 at LC_X8_Y4_N7
--operation mode is arithmetic

Q1L71_cout_1 = Q1_safe_q[2] & !Q1L41;
Q1L71 = CARRY(Q1L71_cout_1);


--Q1_safe_q[3] is FREDEVIDER8:inst8|lpm_counter:COUNTER_rtl_0|cntr_0b7:auto_generated|safe_q[3] at LC_X8_Y4_N8
--operation mode is normal

Q1_safe_q[3]_lut_out = Q1_safe_q[3] $ Q1L61;
Q1_safe_q[3]_reg_input = !J1L2 & Q1_safe_q[3]_lut_out;
Q1_safe_q[3] = DFFEA(Q1_safe_q[3]_reg_input, GLOBAL(CLK), VCC, , , , );


--J1L2 is FREDEVIDER8:inst8|reduce_nor~18 at LC_X8_Y4_N4
--operation mode is normal

J1L2 = Q1_safe_q[2] & !Q1_safe_q[0] & Q1_safe_q[3] & Q1_safe_q[1];


--K1_LATCH_ADDRES[5] is BUS_51:inst9|LATCH_ADDRES[5] at LC_X20_Y2_N5
--operation mode is normal

K1_LATCH_ADDRES[5]_sload_eqn = A1L71;
K1_LATCH_ADDRES[5] = DFFEA(K1_LATCH_ADDRES[5]_sload_eqn, !GLOBAL(ALE), VCC, , , , );


--K1L95 is BUS_51:inst9|reduce_nor~68 at LC_X20_Y2_N6
--operation mode is normal

K1_LATCH_ADDRES[6]_qfbk = K1_LATCH_ADDRES[6];
K1L95 = K1_LATCH_ADDRES[6]_qfbk & K1_LATCH_ADDRES[5];

--K1_LATCH_ADDRES[6] is BUS_51:inst9|LATCH_ADDRES[6] at LC_X20_Y2_N6
--operation mode is normal

K1_LATCH_ADDRES[6]_sload_eqn = A1L61;
K1_LATCH_ADDRES[6] = DFFEA(K1_LATCH_ADDRES[6]_sload_eqn, !GLOBAL(ALE), VCC, , , , );


--K1_LATCH_ADDRES[4] is BUS_51:inst9|LATCH_ADDRES[4] at LC_X22_Y2_N2
--operation mode is normal

K1_LATCH_ADDRES[4]_sload_eqn = A1L81;
K1_LATCH_ADDRES[4] = DFFEA(K1_LATCH_ADDRES[4]_sload_eqn, !GLOBAL(ALE), VCC, , , , );


--K1_LATCH_ADDRES[3] is BUS_51:inst9|LATCH_ADDRES[3] at LC_X20_Y1_N2
--operation mode is normal

K1_LATCH_ADDRES[3]_sload_eqn = A1L91;
K1_LATCH_ADDRES[3] = DFFEA(K1_LATCH_ADDRES[3]_sload_eqn, !GLOBAL(ALE), VCC, , , , );


--K1L06 is BUS_51:inst9|reduce_nor~69 at LC_X20_Y2_N2
--operation mode is normal

K1_LATCH_ADDRES[7]_qfbk = K1_LATCH_ADDRES[7];
K1L06 = K1_LATCH_ADDRES[3] & K1_LATCH_ADDRES[4] & K1_LATCH_ADDRES[7]_qfbk & K1L95;

--K1_LATCH_ADDRES[7] is BUS_51:inst9|LATCH_ADDRES[7] at LC_X20_Y2_N2
--operation mode is normal

K1_LATCH_ADDRES[7]_sload_eqn = A1L51;
K1_LATCH_ADDRES[7] = DFFEA(K1_LATCH_ADDRES[7]_sload_eqn, !GLOBAL(ALE), VCC, , , , );


--K1L85 is BUS_51:inst9|reduce_nor~4 at LC_X20_Y2_N3
--operation mode is normal

K1_LATCH_ADDRES[2]_qfbk = K1_LATCH_ADDRES[2];
K1L85 = K1_LATCH_ADDRES[2]_qfbk # !K1_LATCH_ADDRES[1] # !K1_LATCH_ADDRES[0] # !K1L06;

--K1_LATCH_ADDRES[2] is BUS_51:inst9|LATCH_ADDRES[2] at LC_X20_Y2_N3
--operation mode is normal

K1_LATCH_ADDRES[2]_sload_eqn = A1L02;
K1_LATCH_ADDRES[2] = DFFEA(K1_LATCH_ADDRES[2]_sload_eqn, !GLOBAL(ALE), VCC, , , , );


--K1L12 is BUS_51:inst9|process2~0 at LC_X21_Y4_N2
--operation mode is normal

K1L12 = !WR & !CS;


--K1_P0_OUT[7] is BUS_51:inst9|P0_OUT[7] at LC_X21_Y3_N3
--operation mode is normal

K1_P0_OUT[7]_lut_out = K1L55 & K1_P0_OUT[7] # !K1L55 & K1_RAMTMP1[7];
K1_P0_OUT[7]_sload_eqn = (K1L45 & K1_RAMTMP0[7]) # (!K1L45 & K1_P0_OUT[7]_lut_out);
K1_P0_OUT[7] = DFFEA(K1_P0_OUT[7]_sload_eqn, GLOBAL(CLK), VCC, , K1L02, , );


--K1_GX is BUS_51:inst9|GX at LC_X21_Y2_N2
--operation mode is normal

K1_GX_lut_out = !CS & !RD & (K1L45 # !K1L55);
K1_GX = DFFEA(K1_GX_lut_out, GLOBAL(CLK), VCC, , , , );


--K1_P0_OUT[6] is BUS_51:inst9|P0_OUT[6] at LC_X21_Y3_N1
--operation mode is normal

K1_P0_OUT[6]_lut_out = K1L55 & K1_P0_OUT[6] # !K1L55 & K1_RAMTMP1[6];
K1_P0_OUT[6]_sload_eqn = (K1L45 & K1_RAMTMP0[6]) # (!K1L45 & K1_P0_OUT[6]_lut_out);
K1_P0_OUT[6] = DFFEA(K1_P0_OUT[6]_sload_eqn, GLOBAL(CLK), VCC, , K1L02, , );


--K1_P0_OUT[5] is BUS_51:inst9|P0_OUT[5] at LC_X21_Y3_N2
--operation mode is normal

K1_P0_OUT[5]_lut_out = K1_P0_OUT[5] & (K1_RAMTMP1[5] # K1L55) # !K1_P0_OUT[5] & K1_RAMTMP1[5] & !K1L55;
K1_P0_OUT[5]_sload_eqn = (K1L45 & K1_RAMTMP0[5]) # (!K1L45 & K1_P0_OUT[5]_lut_out);
K1_P0_OUT[5] = DFFEA(K1_P0_OUT[5]_sload_eqn, GLOBAL(CLK), VCC, , K1L02, , );


--K1_P0_OUT[4] is BUS_51:inst9|P0_OUT[4] at LC_X21_Y3_N5
--operation mode is normal

K1_P0_OUT[4]_lut_out = K1L55 & K1_P0_OUT[4] # !K1L55 & K1_RAMTMP1[4];
K1_P0_OUT[4]_sload_eqn = (K1L45 & K1_RAMTMP0[4]) # (!K1L45 & K1_P0_OUT[4]_lut_out);
K1_P0_OUT[4] = DFFEA(K1_P0_OUT[4]_sload_eqn, GLOBAL(CLK), VCC, , K1L02, , );


--K1_P0_OUT[3] is BUS_51:inst9|P0_OUT[3] at LC_X21_Y3_N6
--operation mode is normal

K1_P0_OUT[3]_lut_out = K1L55 & K1_P0_OUT[3] # !K1L55 & K1_RAMTMP1[3];
K1_P0_OUT[3]_sload_eqn = (K1L45 & K1_RAMTMP0[3]) # (!K1L45 & K1_P0_OUT[3]_lut_out);
K1_P0_OUT[3] = DFFEA(K1_P0_OUT[3]_sload_eqn, GLOBAL(CLK), VCC, , K1L02, , );


--K1_P0_OUT[2] is BUS_51:inst9|P0_OUT[2] at LC_X21_Y3_N4
--operation mode is normal

K1_P0_OUT[2]_lut_out = K1L55 & K1_P0_OUT[2] # !K1L55 & K1_RAMTMP1[2];
K1_P0_OUT[2]_sload_eqn = (K1L45 & K1_RAMTMP0[2]) # (!K1L45 & K1_P0_OUT[2]_lut_out);
K1_P0_OUT[2] = DFFEA(K1_P0_OUT[2]_sload_eqn, GLOBAL(CLK), VCC, , K1L02, , );


--K1_P0_OUT[1] is BUS_51:inst9|P0_OUT[1] at LC_X21_Y3_N7
--operation mode is normal

K1_P0_OUT[1]_lut_out = K1_P0_OUT[1] & (K1_RAMTMP1[1] # K1L55) # !K1_P0_OUT[1] & K1_RAMTMP1[1] & !K1L55;
K1_P0_OUT[1]_sload_eqn = (K1L45 & K1_RAMTMP0[1]) # (!K1L45 & K1_P0_OUT[1]_lut_out);
K1_P0_OUT[1] = DFFEA(K1_P0_OUT[1]_sload_eqn, GLOBAL(CLK), VCC, , K1L02, , );


--K1_P0_OUT[0] is BUS_51:inst9|P0_OUT[0] at LC_X21_Y3_N8
--operation mode is normal

K1_P0_OUT[0]_lut_out = K1L55 & K1_P0_OUT[0] # !K1L55 & K1_RAMTMP1[0];
K1_P0_OUT[0]_sload_eqn = (K1L45 & K1_RAMTMP0[0]) # (!K1L45 & K1_P0_OUT[0]_lut_out);
K1_P0_OUT[0] = DFFEA(K1_P0_OUT[0]_sload_eqn, GLOBAL(CLK), VCC, , K1L02, , );


--K1_RAMTMP3[7] is BUS_51:inst9|RAMTMP3[7] at LC_X20_Y4_N4
--operation mode is normal

K1_RAMTMP3[7]_lut_out = K1L75 & K1_RAMTMP3[7] & K1L85 # !K1L75 & A1L51;
K1_RAMTMP3[7] = DFFEA(K1_RAMTMP3[7]_lut_out, !GLOBAL(CLK), VCC, , K1L35, , );


--K1_RAMTMP1[7] is BUS_51:inst9|RAMTMP1[7] at LC_X20_Y3_N7
--operation mode is normal

K1_RAMTMP1[7]_lut_out = K1L55 & K1L85 & K1_RAMTMP1[7] # !K1L55 & A1L51;
K1_RAMTMP1[7] = DFFEA(K1_RAMTMP1[7]_lut_out, !GLOBAL(CLK), VCC, , K1L04, , );


--D1_REG_Q[6] is generator_accB:inst3|REG_Q[6] at LC_X18_Y5_N8
--operation mode is arithmetic

D1_REG_Q[6]_carry_eqn = (!D1L11 & D1L22) # (D1L11 & D1L32);
D1_REG_Q[6]_lut_out = K1_RAMTMP1[6] $ D1_REG_Q[6] $ !D1_REG_Q[6]_carry_eqn;
D1_REG_Q[6] = DFFEA(D1_REG_Q[6]_lut_out, GLOBAL(J1_CLK), !GLOBAL(K1_TMP), , , , );

--D1L62 is generator_accB:inst3|REG_Q[6]~COUT0 at LC_X18_Y5_N8
--operation mode is arithmetic

D1L62_cout_0 = K1_RAMTMP1[6] & (D1_REG_Q[6] # !D1L22) # !K1_RAMTMP1[6] & D1_REG_Q[6] & !D1L22;
D1L62 = CARRY(D1L62_cout_0);

--D1L72 is generator_accB:inst3|REG_Q[6]~COUT1 at LC_X18_Y5_N8
--operation mode is arithmetic

D1L72_cout_1 = K1_RAMTMP1[6] & (D1_REG_Q[6] # !D1L32) # !K1_RAMTMP1[6] & D1_REG_Q[6] & !D1L32;
D1L72 = CARRY(D1L72_cout_1);


--K1_RAMTMP2[0] is BUS_51:inst9|RAMTMP2[0] at LC_X20_Y4_N0
--operation mode is normal

K1_RAMTMP2[0]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[0] # !K1L65 & A1L22;
K1_RAMTMP2[0] = DFFEA(K1_RAMTMP2[0]_lut_out, !GLOBAL(CLK), VCC, , K1L05, , );


--K1_RAMTMP0[0] is BUS_51:inst9|RAMTMP0[0] at LC_X21_Y4_N0
--operation mode is normal

K1_RAMTMP0[0]_lut_out = K1L45 & A1L22 # !K1L45 & K1L85 & K1_RAMTMP0[0];
K1_RAMTMP0[0] = DFFEA(K1_RAMTMP0[0]_lut_out, !GLOBAL(CLK), VCC, , K1L12, , );


--K1_RAMTMP2[1] is BUS_51:inst9|RAMTMP2[1] at LC_X20_Y4_N9
--operation mode is normal

K1_RAMTMP2[1]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[1] # !K1L65 & A1L12;
K1_RAMTMP2[1] = DFFEA(K1_RAMTMP2[1]_lut_out, !GLOBAL(CLK), VCC, , K1L05, , );


--K1_RAMTMP0[1] is BUS_51:inst9|RAMTMP0[1] at LC_X20_Y3_N3
--operation mode is normal

K1_RAMTMP0[1]_lut_out = K1L45 & A1L12 # !K1L45 & K1L85 & K1_RAMTMP0[1];
K1_RAMTMP0[1] = DFFEA(K1_RAMTMP0[1]_lut_out, !GLOBAL(CLK), VCC, , K1L12, , );


--K1_RAMTMP2[2] is BUS_51:inst9|RAMTMP2[2] at LC_X20_Y4_N2
--operation mode is normal

K1_RAMTMP2[2]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[2] # !K1L65 & A1L02;
K1_RAMTMP2[2] = DFFEA(K1_RAMTMP2[2]_lut_out, !GLOBAL(CLK), VCC, , K1L05, , );


--K1_RAMTMP0[2] is BUS_51:inst9|RAMTMP0[2] at LC_X21_Y4_N3
--operation mode is normal

K1_RAMTMP0[2]_lut_out = K1L45 & A1L02 # !K1L45 & K1L85 & K1_RAMTMP0[2];
K1_RAMTMP0[2] = DFFEA(K1_RAMTMP0[2]_lut_out, !GLOBAL(CLK), VCC, , K1L12, , );


--K1_RAMTMP2[3] is BUS_51:inst9|RAMTMP2[3] at LC_X20_Y4_N5
--operation mode is normal

K1_RAMTMP2[3]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[3] # !K1L65 & A1L91;
K1_RAMTMP2[3] = DFFEA(K1_RAMTMP2[3]_lut_out, !GLOBAL(CLK), VCC, , K1L05, , );


--K1_RAMTMP0[3] is BUS_51:inst9|RAMTMP0[3] at LC_X20_Y3_N1
--operation mode is normal

K1_RAMTMP0[3]_lut_out = K1L45 & A1L91 # !K1L45 & K1L85 & K1_RAMTMP0[3];
K1_RAMTMP0[3] = DFFEA(K1_RAMTMP0[3]_lut_out, !GLOBAL(CLK), VCC, , K1L12, , );


--K1_RAMTMP2[4] is BUS_51:inst9|RAMTMP2[4] at LC_X20_Y4_N8
--operation mode is normal

K1_RAMTMP2[4]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[4] # !K1L65 & A1L81;
K1_RAMTMP2[4] = DFFEA(K1_RAMTMP2[4]_lut_out, !GLOBAL(CLK), VCC, , K1L05, , );


--K1_RAMTMP0[4] is BUS_51:inst9|RAMTMP0[4] at LC_X20_Y3_N8
--operation mode is normal

K1_RAMTMP0[4]_lut_out = K1L45 & A1L81 # !K1L45 & K1L85 & K1_RAMTMP0[4];
K1_RAMTMP0[4] = DFFEA(K1_RAMTMP0[4]_lut_out, !GLOBAL(CLK), VCC, , K1L12, , );


--K1_RAMTMP2[5] is BUS_51:inst9|RAMTMP2[5] at LC_X20_Y4_N6
--operation mode is normal

K1_RAMTMP2[5]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[5] # !K1L65 & A1L71;
K1_RAMTMP2[5] = DFFEA(K1_RAMTMP2[5]_lut_out, !GLOBAL(CLK), VCC, , K1L05, , );


--K1_RAMTMP0[5] is BUS_51:inst9|RAMTMP0[5] at LC_X20_Y3_N0
--operation mode is normal

K1_RAMTMP0[5]_lut_out = K1L45 & A1L71 # !K1L45 & K1L85 & K1_RAMTMP0[5];
K1_RAMTMP0[5] = DFFEA(K1_RAMTMP0[5]_lut_out, !GLOBAL(CLK), VCC, , K1L12, , );


--K1_RAMTMP2[6] is BUS_51:inst9|RAMTMP2[6] at LC_X20_Y4_N3
--operation mode is normal

K1_RAMTMP2[6]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[6] # !K1L65 & A1L61;
K1_RAMTMP2[6] = DFFEA(K1_RAMTMP2[6]_lut_out, !GLOBAL(CLK), VCC, , K1L05, , );


--K1_RAMTMP0[6] is BUS_51:inst9|RAMTMP0[6] at LC_X21_Y4_N6
--operation mode is normal

K1_RAMTMP0[6]_lut_out = K1L45 & A1L61 # !K1L45 & K1L85 & K1_RAMTMP0[6];
K1_RAMTMP0[6] = DFFEA(K1_RAMTMP0[6]_lut_out, !GLOBAL(CLK), VCC, , K1L12, , );


--K1_RAMTMP2[7] is BUS_51:inst9|RAMTMP2[7] at LC_X20_Y4_N1
--operation mode is normal

K1_RAMTMP2[7]_lut_out = K1L65 & K1L85 & K1_RAMTMP2[7] # !K1L65 & A1L51;
K1_RAMTMP2[7] = DFFEA(K1_RAMTMP2[7]_lut_out, !GLOBAL(CLK), VCC, , K1L05, , );


--K1_RAMTMP0[7] is BUS_51:inst9|RAMTMP0[7] at LC_X21_Y4_N5
--operation mode is normal

K1_RAMTMP0[7]_lut_out = K1L45 & A1L51 # !K1L45 & K1L85 & K1_RAMTMP0[7];
K1_RAMTMP0[7] = DFFEA(K1_RAMTMP0[7]_lut_out, !GLOBAL(CLK), VCC, , K1L12, , );


--K1L55 is BUS_51:inst9|reduce_nor~1 at LC_X20_Y2_N8
--operation mode is normal

K1_LATCH_ADDRES[0]_qfbk = K1_LATCH_ADDRES[0];
K1L55 = K1_LATCH_ADDRES[1] # !K1_LATCH_ADDRES[2] # !K1_LATCH_ADDRES[0]_qfbk # !K1L06;

--K1_LATCH_ADDRES[0] is BUS_51:inst9|LATCH_ADDRES[0] at LC_X20_Y2_N8
--operation mode is normal

K1_LATCH_ADDRES[0]_sload_eqn = A1L22;
K1_LATCH_ADDRES[0] = DFFEA(K1_LATCH_ADDRES[0]_sload_eqn, !GLOBAL(ALE), VCC, , , , );


--K1L45 is BUS_51:inst9|reduce_nor~0 at LC_X20_Y2_N4
--operation mode is normal

K1_LATCH_ADDRES[1]_qfbk = K1_LATCH_ADDRES[1];
K1L45 = K1L06 & !K1_LATCH_ADDRES[0] & !K1_LATCH_ADDRES[1]_qfbk & K1_LATCH_ADDRES[2];

--K1_LATCH_ADDRES[1] is BUS_51:inst9|LATCH_ADDRES[1] at LC_X20_Y2_N4
--operation mode is normal

K1_LATCH_ADDRES[1]_sload_eqn = A1L12;
K1_LATCH_ADDRES[1] = DFFEA(K1_LATCH_ADDRES[1]_sload_eqn, !GLOBAL(ALE), VCC, , , , );


--K1L02 is BUS_51:inst9|process1~0 at LC_X21_Y3_N9
--operation mode is normal

K1L02 = !RD & !CS;