cpld4gdf00.fit.eqn

用maxplus2实现的一种通用逻辑模块

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L87 is K[7]~16 at LC123
A1L87_or_out = K[7];
A1L87 = A1L87_or_out;


--H1L7 is u11:109|u1:94|XFER~38 at LC81
H1L7_p1_out = A3 & !A15 & !A2 & !/IOS;
H1L7_or_out = H1L7_p1_out;
H1L7 = !(H1L7_or_out);


--A1L67 is K[6]~18 at LC121
A1L67_or_out = K[6];
A1L67 = A1L67_or_out;


--A1L47 is K[5]~20 at LC120
A1L47_or_out = K[5];
A1L47 = A1L47_or_out;


--A1L27 is K[4]~22 at LC118
A1L27_or_out = K[4];
A1L27 = A1L27_or_out;


--A1L07 is K[3]~24 at LC117
A1L07_or_out = K[3];
A1L07 = A1L07_or_out;


--A1L86 is K[2]~26 at LC116
A1L86_or_out = K[2];
A1L86 = A1L86_or_out;


--A1L66 is K[1]~28 at LC115
A1L66_or_out = K[1];
A1L66 = A1L66_or_out;


--A1L46 is K[0]~30 at LC113
A1L46_or_out = K[0];
A1L46 = A1L46_or_out;


--H1L4 is u11:109|u1:94|RS~28 at LC110
H1L4_p1_out = !TEFREST & !HOSTRESET & !SWRESET & /PWRONRST;
H1L4_or_out = H1L4_p1_out;
H1L4 = !(H1L4_or_out);


--A1L111 is SD4~2 at LC5
A1L111_or_out = SD4;
A1L111 = A1L111_or_out;


--A1L311 is SD5~2 at LC4
A1L311_or_out = SD5;
A1L311 = A1L311_or_out;


--A1L511 is SD6~2 at LC3
A1L511_or_out = SD6;
A1L511 = A1L511_or_out;


--A1L711 is SD7~2 at LC1
A1L711_or_out = SD7;
A1L711 = A1L711_or_out;


--H1L5 is u11:109|u1:94|UCS~6 at LC109
H1L5_p1_out = !A3 & A15 & !A2 & !/IOS & !A14;
H1L5_or_out = H1L5_p1_out;
H1L5 = !(H1L5_or_out);


--H1L1 is u11:109|u1:94|DACS~5 at LC64
H1L1_p1_out = !A3 & !A15 & !A2 & !/IOS;
H1L1_or_out = H1L1_p1_out;
H1L1 = !(H1L1_or_out);


--H1L2 is u11:109|u1:94|LCD~4 at LC51
H1L2_p1_out = A0 & !A1 & A3 & !A15 & !A2 & !/IOS;
H1L2_or_out = H1L2_p1_out;
H1L2 = H1L2_or_out;


--A1L64 is D4~5 at LC128
A1L64_or_out = A1L54;
A1L64 = A1L64_or_out;


--A1L05 is D5~5 at LC126
A1L05_or_out = A1L94;
A1L05 = A1L05_or_out;


--A1L45 is D6~5 at LC125
A1L45_or_out = A1L35;
A1L45 = A1L45_or_out;


--A1L85 is D7~5 at LC124
A1L85_or_out = A1L75;
A1L85 = A1L85_or_out;


--A1L15 is D5~7 at LC101
A1L15_or_out = A1L94;
A1L15 = A1L15_or_out;


--A1L55 is D6~7 at LC102
A1L55_or_out = A1L35;
A1L55 = A1L55_or_out;


--A1L95 is D7~7 at LC104
A1L95_or_out = A1L75;
A1L95 = A1L95_or_out;


--A1L74 is D4~7 at LC100
A1L74_or_out = A1L54;
A1L74 = A1L74_or_out;


--G1L1 is u11:109|67~9 at LC57
G1L1_p1_out = A3 & !A2 & H1L7;
G1L1_p2_out = H1L7 & A15;
G1L1_p3_out = !A3 & A2 & H1L7;
G1L1_p4_out = H1L7 & /IOS;
G1L1_or_out = /STRB # G1L1_p1_out # G1L1_p2_out # G1L1_p3_out # G1L1_p4_out;
G1L1 = G1L1_or_out;


--E1_35 is 74377:94|35 at LC33
E1_35_or_out = CAP4/QEP3/IOPE7;
E1_35_reg_input = E1_35_or_out;
E1_35 = DFFE(E1_35_reg_input, !H1L2, , , );


--E1_34 is 74377:94|34 at LC35
E1_34_or_out = CAP3/IOPA5;
E1_34_reg_input = E1_34_or_out;
E1_34 = DFFE(E1_34_reg_input, !H1L2, , , );


--E1_33 is 74377:94|33 at LC36
E1_33_or_out = CAP2/QEP2/IOPA4;
E1_33_reg_input = E1_33_or_out;
E1_33 = DFFE(E1_33_reg_input, !H1L2, , , );


--E1_32 is 74377:94|32 at LC37
E1_32_or_out = CAP1/QEP1/IOPA3;
E1_32_reg_input = E1_32_or_out;
E1_32 = DFFE(E1_32_reg_input, !H1L2, , , );


--C1_19 is 74273:69|19 at LC83
C1_19_or_out = A1L501;
C1_19_reg_input = C1_19_or_out;
C1_19_p2_out = !TEFREST & !HOSTRESET & !SWRESET & /PWRONRST;
C1_19 = DFFE(C1_19_reg_input, H1L3, !C1_19_p2_out, , );


--H1L3 is u11:109|u1:94|LEDS~29 at SEXP81
H1L3 = EXP(A3 & !A15 & A2 & !/IOS);


--C1_18 is 74273:69|18 at LC84
C1_18_or_out = A1L401;
C1_18_reg_input = C1_18_or_out;
C1_18_p2_out = !TEFREST & !HOSTRESET & !SWRESET & /PWRONRST;
C1_18 = DFFE(C1_18_reg_input, H1L3, !C1_18_p2_out, , );


--C1_17 is 74273:69|17 at LC85
C1_17_or_out = A1L301;
C1_17_reg_input = C1_17_or_out;
C1_17_p2_out = !TEFREST & !HOSTRESET & !SWRESET & /PWRONRST;
C1_17 = DFFE(C1_17_reg_input, H1L3, !C1_17_p2_out, , );


--C1_16 is 74273:69|16 at LC86
C1_16_or_out = A1L201;
C1_16_reg_input = C1_16_or_out;
C1_16_p2_out = !TEFREST & !HOSTRESET & !SWRESET & /PWRONRST;
C1_16 = DFFE(C1_16_reg_input, H1L3, !C1_16_p2_out, , );


--C1_15 is 74273:69|15 at LC88
C1_15_or_out = A1L101;
C1_15_reg_input = C1_15_or_out;
C1_15_p2_out = !TEFREST & !HOSTRESET & !SWRESET & /PWRONRST;
C1_15 = DFFE(C1_15_reg_input, H1L3, !C1_15_p2_out, , );


--C1_14 is 74273:69|14 at LC89
C1_14_or_out = A1L001;
C1_14_reg_input = C1_14_or_out;
C1_14_p2_out = !TEFREST & !HOSTRESET & !SWRESET & /PWRONRST;
C1_14 = DFFE(C1_14_reg_input, H1L3, !C1_14_p2_out, , );


--C1_13 is 74273:69|13 at LC91
C1_13_or_out = A1L99;
C1_13_reg_input = C1_13_or_out;
C1_13_p2_out = !TEFREST & !HOSTRESET & !SWRESET & /PWRONRST;
C1_13 = DFFE(C1_13_reg_input, H1L3, !C1_13_p2_out, , );


--C1_12 is 74273:69|12 at LC92
C1_12_or_out = A1L89;
C1_12_reg_input = C1_12_or_out;
C1_12_p2_out = !TEFREST & !HOSTRESET & !SWRESET & /PWRONRST;
C1_12 = DFFE(C1_12_reg_input, H1L3, !C1_12_p2_out, , );


--~GND~0 is ~GND~0 at LC75
~GND~0_or_out = GND;
~GND~0 = ~GND~0_or_out;


--~GND~1 is ~GND~1 at LC73
~GND~1_or_out = GND;
~GND~1 = ~GND~1_or_out;


--~GND~2 is ~GND~2 at LC72
~GND~2_or_out = GND;
~GND~2 = ~GND~2_or_out;


--~GND~3 is ~GND~3 at LC70
~GND~3_or_out = GND;
~GND~3 = ~GND~3_or_out;


--~VCC~0 is ~VCC~0 at LC108
~VCC~0_or_out = GND;
~VCC~0 = !(~VCC~0_or_out);


--~VCC~1 is ~VCC~1 at LC107
~VCC~1_or_out = GND;
~VCC~1 = !(~VCC~1_or_out);


--~VCC~2 is ~VCC~2 at LC56
~VCC~2_or_out = GND;
~VCC~2 = !(~VCC~2_or_out);


--~VCC~3 is ~VCC~3 at LC54
~VCC~3_or_out = GND;
~VCC~3 = !(~VCC~3_or_out);


--~GND~4 is ~GND~4 at LC105
~GND~4_or_out = GND;
~GND~4 = ~GND~4_or_out;


--~VCC~4 is ~VCC~4 at LC11
~VCC~4_or_out = GND;
~VCC~4 = !(~VCC~4_or_out);


--~VCC~5 is ~VCC~5 at LC9
~VCC~5_or_out = GND;
~VCC~5 = !(~VCC~5_or_out);


--~VCC~6 is ~VCC~6 at LC8
~VCC~6_or_out = GND;
~VCC~6 = !(~VCC~6_or_out);


--~VCC~7 is ~VCC~7 at LC6
~VCC~7_or_out = GND;
~VCC~7 = !(~VCC~7_or_out);


--~VCC~8 is ~VCC~8 at LC12
~VCC~8_or_out = GND;
~VCC~8 = !(~VCC~8_or_out);


--~VCC~9 is ~VCC~9 at LC13
~VCC~9_or_out = GND;
~VCC~9 = !(~VCC~9_or_out);


--~VCC~10 is ~VCC~10 at LC14
~VCC~10_or_out = GND;
~VCC~10 = !(~VCC~10_or_out);


--~VCC~11 is ~VCC~11 at LC16
~VCC~11_or_out = GND;
~VCC~11 = !(~VCC~11_or_out);


--~VCC~12 is ~VCC~12 at LC94
~VCC~12_or_out = GND;
~VCC~12 = !(~VCC~12_or_out);


--~VCC~13 is ~VCC~13 at LC97
~VCC~13_or_out = GND;
~VCC~13 = !(~VCC~13_or_out);


--~VCC~14 is ~VCC~14 at LC99
~VCC~14_or_out = GND;
~VCC~14 = !(~VCC~14_or_out);


--~VCC~15 is ~VCC~15 at LC93
~VCC~15_or_out = GND;
~VCC~15 = !(~VCC~15_or_out);


--/DS is /DS at PIN_19
--operation mode is input

/DS = INPUT();


--/PS is /PS at PIN_20
--operation mode is input

/PS = INPUT();


--/IOS is /IOS at PIN_21
--operation mode is input

/IOS = INPUT();


--/RD is /RD at PIN_23
--operation mode is input

/RD = INPUT();


--/WE is /WE at PIN_24
--operation mode is input

/WE = INPUT();


--SWRESET is SWRESET at PIN_50
--operation mode is input

SWRESET = INPUT();


--/PWRONRST is /PWRONRST at PIN_49
--operation mode is input

/PWRONRST = INPUT();


--HOSTRESET is HOSTRESET at PIN_48
--operation mode is input

HOSTRESET = INPUT();


--TEFREST is TEFREST at PIN_51
--operation mode is input

TEFREST = INPUT();


--A15 is A15 at PIN_18
--operation mode is input

A15 = INPUT();


--A14 is A14 at PIN_16
--operation mode is input

A14 = INPUT();


--A13 is A13 at PIN_15
--operation mode is input

A13 = INPUT();


--A12 is A12 at PIN_14
--operation mode is input

A12 = INPUT();


--A3 is A3 at PIN_13
--operation mode is input

A3 = INPUT();


--A2 is A2 at PIN_12
--operation mode is input

A2 = INPUT();


--A1 is A1 at PIN_11
--operation mode is input

A1 = INPUT();


--/STRB is /STRB at PIN_25
--operation mode is input

/STRB = INPUT();


--A0 is A0 at PIN_10
--operation mode is input

A0 = INPUT();


--CAP2/QEP2/IOPA4 is CAP2/QEP2/IOPA4 at PIN_28
--operation mode is input

CAP2/QEP2/IOPA4 = INPUT();


--CAP1/QEP1/IOPA3 is CAP1/QEP1/IOPA3 at PIN_27
--operation mode is input

CAP1/QEP1/IOPA3 = INPUT();


--CAP4/QEP3/IOPE7 is CAP4/QEP3/IOPE7 at PIN_30
--operation mode is input

CAP4/QEP3/IOPE7 = INPUT();


--CAP3/IOPA5 is CAP3/IOPA5 at PIN_29
--operation mode is input

CAP3/IOPA5 = INPUT();


--SD7 is SD7 at PIN_78
--operation mode is input

SD7 = INPUT();


--SD6 is SD6 at PIN_73
--operation mode is input

SD6 = INPUT();


--SD5 is SD5 at PIN_72
--operation mode is input

SD5 = INPUT();


--SD4 is SD4 at PIN_71
--operation mode is input

SD4 = INPUT();


--K[7] is K[7] at PIN_65
--operation mode is input