📄 myfifo.map.rpt
字号:
Analysis & Synthesis report for myfifo
Thu Oct 14 17:17:01 2004
Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Analysis & Synthesis Summary
3. Analysis & Synthesis Settings
4. Hierarchy
5. State Machine - watchdog:inst|step
6. State Machine - ad_collect:inst1|step
7. Analysis & Synthesis Resource Utilization by Entity
8. Analysis & Synthesis Equations
9. Analysis & Synthesis Source Files Read
10. Analysis & Synthesis Resource Usage Summary
11. WYSIWYG Cells
12. General Register Statistics
13. Analysis & Synthesis Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any megafunction design, and related netlist (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only
to program PLD devices (but not masked PLD devices) from Altera. Any
other use of such megafunction design, netlist, support information,
device programming or simulation file, or any other related documentation
or information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to the
intellectual property, including patents, copyrights, trademarks, trade
secrets, or maskworks, embodied in any such megafunction design, netlist,
support information, device programming or simulation file, or any other
related documentation or information provided by Altera or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.
+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Oct 14 17:17:01 2004 ;
; Quartus II Version ; 4.1 Build 208 09/10/2004 SP 2 SJ Full Version ;
; Revision Name ; myfifo ;
; Top-level Entity Name ; myfifo ;
; Family ; FLEX10K ;
; Total logic elements ; 483 ;
; Total pins ; 91 ;
; Total memory bits ; 0 ;
+-----------------------------+-----------------------------------------------+
+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings ;
+------------------------------------------------------+-----------------+---------------+
; Option ; Setting ; Default Value ;
+------------------------------------------------------+-----------------+---------------+
; Device ; EPF10K20TC144-4 ; ;
; Family name ; FLEX10K ; Stratix ;
; Type of Retiming Performed During Resynthesis ; Full ; ;
; Resynthesis Optimization Effort ; Normal ; ;
; Physical Synthesis Level for Resynthesis ; Normal ; ;
; Use Generated Physical Constraints File ; On ; ;
; Create Debugging Nodes for IP Cores ; off ; off ;
; Disk space/compilation speed tradeoff ; Normal ; Normal ;
; Preserve fewer node names ; On ; On ;
; Disable OpenCore Plus hardware evaluation ; Off ; Off ;
; Verilog Version ; Verilog_2001 ; Verilog_2001 ;
; VHDL Version ; VHDL93 ; VHDL93 ;
; Top-level entity name ; myfifo ; myfifo ;
; State Machine Processing ; Auto ; Auto ;
; NOT Gate Push-Back ; On ; On ;
; Power-Up Don't Care ; On ; On ;
; Remove Redundant Logic Cells ; Off ; Off ;
; Remove Duplicate Registers ; On ; On ;
; Ignore CARRY Buffers ; Off ; Off ;
; Ignore CASCADE Buffers ; Off ; Off ;
; Ignore GLOBAL Buffers ; Off ; Off ;
; Ignore ROW GLOBAL Buffers ; Off ; Off ;
; Ignore LCELL Buffers ; Off ; Off ;
; Ignore SOFT Buffers ; On ; On ;
; Limit AHDL Integers to 32 Bits ; Off ; Off ;
; Auto Implement in ROM ; Off ; Off ;
; Optimization Technique -- FLEX 10K/10KE/10KA/ACEX 1K ; Area ; Area ;
; Carry Chain Length -- FLEX 10K ; 32 ; 32 ;
; Cascade Chain Length ; 2 ; 2 ;
; Auto Carry Chains ; On ; On ;
; Auto Open-Drain Pins ; On ; On ;
; Remove Duplicate Logic ; On ; On ;
; Auto ROM Replacement ; On ; On ;
; Auto RAM Replacement ; On ; On ;
; Auto Clock Enable Replacement ; On ; On ;
; Auto Resource Sharing ; Off ; Off ;
; Allow Any RAM Size For Recognition ; Off ; Off ;
; Allow Any ROM Size For Recognition ; Off ; Off ;
+------------------------------------------------------+-----------------+---------------+
+-----------+
; Hierarchy ;
+-----------+
myfifo
|-- watchdog:inst
|-- lpm_add_sub:add_rtl_1
|-- addcore:adder
|-- a_csnbuffer:cout_node
|-- a_csnbuffer:oflow_node
|-- a_csnbuffer:result_node
|-- altshift:carry_ext_latency_ffs
|-- altshift:oflow_ext_latency_ffs
|-- altshift:result_ext_latency_ffs
|-- ad_collect:inst1
|-- lpm_add_sub:add_rtl_2
|-- addcore:adder
|-- a_csnbuffer:cout_node
|-- a_csnbuffer:oflow_node
|-- a_csnbuffer:result_node
|-- altshift:carry_ext_latency_ffs
|-- altshift:oflow_ext_latency_ffs
|-- altshift:result_ext_latency_ffs
|-- lpm_counter:int_reg_rtl_0
|-- alt_counter_f10ke:wysi_counter
|-- mydram:inst2
|-- addr_code:inst5
+-------------------------------------------------+
; State Machine - watchdog:inst|step ;
+---------+---------+---------+---------+---------+
; Name ; step~21 ; step~20 ; step~19 ; step~18 ;
+---------+---------+---------+---------+---------+
; step.00 ; 0 ; 0 ; 0 ; 0 ;
; step.10 ; 0 ; 0 ; 1 ; 1 ;
; step.01 ; 0 ; 1 ; 0 ; 1 ;
; step.11 ; 1 ; 0 ; 0 ; 1 ;
+---------+---------+---------+---------+---------+
+-----------------------------------------------------------------------------------------------------+
; State Machine - ad_collect:inst1|step ;
+-----------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; Name ; step~67 ; step~66 ; step~65 ; step~64 ; step~63 ; step~62 ; step~61 ; step~60 ; step~59 ;
+-----------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; step.0000 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ;
; step.0111 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; 0 ;
; step.0110 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; 0 ;
; step.0101 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; 0 ;
; step.0100 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; 0 ;
; step.0011 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ;
; step.0010 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ;
; step.0001 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ;
; step.1000 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ;
+-----------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+--------------------------------------------------------------------------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+--------------------------------------------------------------------------------------+
; |myfifo ; 483 (0) ; 222 ; 0 ; 91 ; 261 (0) ; 153 (0) ; 69 (0) ; 49 (0) ; |myfifo ;
; |ad_collect:inst1| ; 87 (64) ; 46 ; 0 ; 0 ; 41 (29) ; 10 (10) ; 36 (25) ; 23 (1) ; |myfifo|ad_collect:inst1 ;
; |lpm_add_sub:add_rtl_2| ; 11 (0) ; 0 ; 0 ; 0 ; 11 (0) ; 0 (0) ; 0 (0) ; 11 (0) ; |myfifo|ad_collect:inst1|lpm_add_sub:add_rtl_2 ;
; |addcore:adder| ; 11 (1) ; 0 ; 0 ; 0 ; 11 (1) ; 0 (0) ; 0 (0) ; 11 (1) ; |myfifo|ad_collect:inst1|lpm_add_sub:add_rtl_2|addcore:adder ;
; |a_csnbuffer:result_node| ; 10 (10) ; 0 ; 0 ; 0 ; 10 (10) ; 0 (0) ; 0 (0) ; 10 (10) ; |myfifo|ad_collect:inst1|lpm_add_sub:add_rtl_2|addcore:adder|a_csnbuffer:result_node ;
; |lpm_counter:int_reg_rtl_0| ; 12 (0) ; 11 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 11 (0) ; 11 (0) ; |myfifo|ad_collect:inst1|lpm_counter:int_reg_rtl_0 ;
; |alt_counter_f10ke:wysi_counter| ; 12 (12) ; 11 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 11 (11) ; 11 (11) ; |myfifo|ad_collect:inst1|lpm_counter:int_reg_rtl_0|alt_counter_f10ke:wysi_counter ;
; |addr_code:inst5| ; 14 (14) ; 1 ; 0 ; 0 ; 13 (13) ; 1 (1) ; 0 (0) ; 0 (0) ; |myfifo|addr_code:inst5 ;
; |mydram:inst2| ; 283 (283) ; 141 ; 0 ; 0 ; 142 (142) ; 140 (140) ; 1 (1) ; 0 (0) ; |myfifo|mydram:inst2 ;
; |watchdog:inst| ; 99 (74) ; 34 ; 0 ; 0 ; 65 (40) ; 2 (2) ; 32 (32) ; 26 (1) ; |myfifo|watchdog:inst ;
; |lpm_add_sub:add_rtl_1| ; 25 (0) ; 0 ; 0 ; 0 ; 25 (0) ; 0 (0) ; 0 (0) ; 25 (0) ; |myfifo|watchdog:inst|lpm_add_sub:add_rtl_1 ;
; |addcore:adder| ; 25 (1) ; 0 ; 0 ; 0 ; 25 (1) ; 0 (0) ; 0 (0) ; 25 (1) ; |myfifo|watchdog:inst|lpm_add_sub:add_rtl_1|addcore:adder ;
; |a_csnbuffer:result_node| ; 24 (24) ; 0 ; 0 ; 0 ; 24 (24) ; 0 (0) ; 0 (0) ; 24 (24) ; |myfifo|watchdog:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+--------------------------------------------------------------------------------------+
+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in E:/FPGApro/myfifo.map.eqn.
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -