myram.bsf

VERILOG HDL 实际工控项目源码

/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 216 152)
	(text "myram" (rect 88 1 135 17)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 136 25 148)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "data[13..0]" (rect 0 0 60 14)(font "Arial" (font_size 8)))
		(text "data[13..0]" (rect 4 19 55 32)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 88 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "we" (rect 0 0 18 14)(font "Arial" (font_size 8)))
		(text "we" (rect 4 35 17 48)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 104 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "address[6..0]" (rect 0 0 75 14)(font "Arial" (font_size 8)))
		(text "address[6..0]" (rect 4 51 63 64)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 88 64)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "inclock" (rect 0 0 38 14)(font "Arial" (font_size 8)))
		(text "inclock" (rect 4 99 36 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 80 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "outclock" (rect 0 0 47 14)(font "Arial" (font_size 8)))
		(text "outclock" (rect 4 115 42 128)(font "Arial" (font_size 8)))
		(line (pt 0 128)(pt 144 128)(line_width 1))
	)
	(port
		(pt 216 32)
		(output)
		(text "q[13..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
		(text "q[13..0]" (rect 177 19 213 32)(font "Arial" (font_size 8)))
		(line (pt 216 32)(pt 160 32)(line_width 3))
	)
	(drawing
		(text "14 bits" (rect 108 46 120 74)(font "Arial" )(vertical))
		(text "128 words" (rect 121 39 133 81)(font "Arial" )(vertical))
		(line (pt 104 24)(pt 136 24)(line_width 1))
		(line (pt 136 24)(pt 136 96)(line_width 1))
		(line (pt 136 96)(pt 104 96)(line_width 1))
		(line (pt 104 96)(pt 104 24)(line_width 1))
		(line (pt 118 58)(pt 123 63)(line_width 1))
		(line (pt 118 62)(pt 123 57)(line_width 1))
		(line (pt 88 27)(pt 96 27)(line_width 1))
		(line (pt 96 27)(pt 96 39)(line_width 1))
		(line (pt 96 39)(pt 88 39)(line_width 1))
		(line (pt 88 39)(pt 88 27)(line_width 1))
		(line (pt 88 34)(pt 90 36)(line_width 1))
		(line (pt 90 36)(pt 88 38)(line_width 1))
		(line (pt 80 36)(pt 88 36)(line_width 1))
		(line (pt 96 32)(pt 104 32)(line_width 3))
		(line (pt 152 27)(pt 160 27)(line_width 1))
		(line (pt 160 27)(pt 160 39)(line_width 1))
		(line (pt 160 39)(pt 152 39)(line_width 1))
		(line (pt 152 39)(pt 152 27)(line_width 1))
		(line (pt 152 34)(pt 154 36)(line_width 1))
		(line (pt 154 36)(pt 152 38)(line_width 1))
		(line (pt 144 36)(pt 152 36)(line_width 1))
		(line (pt 136 32)(pt 152 32)(line_width 3))
		(line (pt 88 59)(pt 96 59)(line_width 1))
		(line (pt 96 59)(pt 96 71)(line_width 1))
		(line (pt 96 71)(pt 88 71)(line_width 1))
		(line (pt 88 71)(pt 88 59)(line_width 1))
		(line (pt 88 66)(pt 90 68)(line_width 1))
		(line (pt 90 68)(pt 88 70)(line_width 1))
		(line (pt 80 68)(pt 88 68)(line_width 1))
		(line (pt 96 64)(pt 104 64)(line_width 3))
		(line (pt 80 112)(pt 80 36)(line_width 1))
		(line (pt 144 128)(pt 144 36)(line_width 1))
	)
)