decode_ghb.tdf

VERILOG HDL 实际工控项目源码

--lpm_decode CASCADE_CHAIN="MANUAL" DEVICE_FAMILY="FLEX10K" IGNORE_CASCADE_BUFFERS="OFF" LPM_DECODES=8 LPM_WIDTH=3 data enable eq
--VERSION_BEGIN 4.1 cbx_cycloneii 2004:05:18:11:27:16:SJ cbx_lpm_add_sub 2004:06:23:12:24:04:SJ cbx_lpm_compare 2004:04:12:17:30:12:SJ cbx_lpm_decode 2004:03:10:10:44:06:SJ cbx_mgl 2004:06:17:17:30:06:SJ cbx_stratix 2004:04:28:15:20:14:SJ cbx_stratixii 2004:05:18:11:28:28:SJ  VERSION_END


--  Copyright (C) 1988-2002 Altera Corporation
--  Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
--  support information,  device programming or simulation file,  and any other
--  associated  documentation or information  provided by  Altera  or a partner
--  under  Altera's   Megafunction   Partnership   Program  may  be  used  only
--  to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
--  other  use  of such  megafunction  design,  netlist,  support  information,
--  device programming or simulation file,  or any other  related documentation
--  or information  is prohibited  for  any  other purpose,  including, but not
--  limited to  modification,  reverse engineering,  de-compiling, or use  with
--  any other  silicon devices,  unless such use is  explicitly  licensed under
--  a separate agreement with  Altera  or a megafunction partner.  Title to the
--  intellectual property,  including patents,  copyrights,  trademarks,  trade
--  secrets,  or maskworks,  embodied in any such megafunction design, netlist,
--  support  information,  device programming or simulation file,  or any other
--  related documentation or information provided by  Altera  or a megafunction
--  partner, remains with Altera, the megafunction partner, or their respective
--  licensors. No other licenses, including any licenses needed under any third
--  party's intellectual property, are provided herein.



--synthesis_resources = lut 24 
SUBDESIGN decode_ghb
( 
	data[2..0]	:	input;
	enable	:	input;
	eq[7..0]	:	output;
) 
VARIABLE
	cmpr1_aeb_int	:	WIRE;
	cmpr1_aeb	:	WIRE;
	cmpr1_dataa[3..0]	:	WIRE;
	cmpr1_datab[3..0]	:	WIRE;
	cmpr2_aeb_int	:	WIRE;
	cmpr2_aeb	:	WIRE;
	cmpr2_dataa[3..0]	:	WIRE;
	cmpr2_datab[3..0]	:	WIRE;
	cmpr3_aeb_int	:	WIRE;
	cmpr3_aeb	:	WIRE;
	cmpr3_dataa[3..0]	:	WIRE;
	cmpr3_datab[3..0]	:	WIRE;
	cmpr4_aeb_int	:	WIRE;
	cmpr4_aeb	:	WIRE;
	cmpr4_dataa[3..0]	:	WIRE;
	cmpr4_datab[3..0]	:	WIRE;
	cmpr5_aeb_int	:	WIRE;
	cmpr5_aeb	:	WIRE;
	cmpr5_dataa[3..0]	:	WIRE;
	cmpr5_datab[3..0]	:	WIRE;
	cmpr6_aeb_int	:	WIRE;
	cmpr6_aeb	:	WIRE;
	cmpr6_dataa[3..0]	:	WIRE;
	cmpr6_datab[3..0]	:	WIRE;
	cmpr7_aeb_int	:	WIRE;
	cmpr7_aeb	:	WIRE;
	cmpr7_dataa[3..0]	:	WIRE;
	cmpr7_datab[3..0]	:	WIRE;
	cmpr8_aeb_int	:	WIRE;
	cmpr8_aeb	:	WIRE;
	cmpr8_dataa[3..0]	:	WIRE;
	cmpr8_datab[3..0]	:	WIRE;
	const_data0w[2..0]	: WIRE;
	const_data1w[2..0]	: WIRE;
	const_data2w[2..0]	: WIRE;
	const_data3w[2..0]	: WIRE;
	const_data4w[2..0]	: WIRE;
	const_data5w[2..0]	: WIRE;
	const_data6w[2..0]	: WIRE;
	const_data7w[2..0]	: WIRE;
	eq_node[7..0]	: WIRE;

BEGIN 
	IF (cmpr1_dataa[] == cmpr1_datab[]) THEN
		cmpr1_aeb_int = VCC;
	ELSE
		cmpr1_aeb_int = GND;
	END IF;
	cmpr1_aeb = cmpr1_aeb_int;
	cmpr1_dataa[] = ( enable, data[]);
	cmpr1_datab[] = ( B"1", const_data0w[]);
	IF (cmpr2_dataa[] == cmpr2_datab[]) THEN
		cmpr2_aeb_int = VCC;
	ELSE
		cmpr2_aeb_int = GND;
	END IF;
	cmpr2_aeb = cmpr2_aeb_int;
	cmpr2_dataa[] = ( enable, data[]);
	cmpr2_datab[] = ( B"1", const_data1w[]);
	IF (cmpr3_dataa[] == cmpr3_datab[]) THEN
		cmpr3_aeb_int = VCC;
	ELSE
		cmpr3_aeb_int = GND;
	END IF;
	cmpr3_aeb = cmpr3_aeb_int;
	cmpr3_dataa[] = ( enable, data[]);
	cmpr3_datab[] = ( B"1", const_data2w[]);
	IF (cmpr4_dataa[] == cmpr4_datab[]) THEN
		cmpr4_aeb_int = VCC;
	ELSE
		cmpr4_aeb_int = GND;
	END IF;
	cmpr4_aeb = cmpr4_aeb_int;
	cmpr4_dataa[] = ( enable, data[]);
	cmpr4_datab[] = ( B"1", const_data3w[]);
	IF (cmpr5_dataa[] == cmpr5_datab[]) THEN
		cmpr5_aeb_int = VCC;
	ELSE
		cmpr5_aeb_int = GND;
	END IF;
	cmpr5_aeb = cmpr5_aeb_int;
	cmpr5_dataa[] = ( enable, data[]);
	cmpr5_datab[] = ( B"1", const_data4w[]);
	IF (cmpr6_dataa[] == cmpr6_datab[]) THEN
		cmpr6_aeb_int = VCC;
	ELSE
		cmpr6_aeb_int = GND;
	END IF;
	cmpr6_aeb = cmpr6_aeb_int;
	cmpr6_dataa[] = ( enable, data[]);
	cmpr6_datab[] = ( B"1", const_data5w[]);
	IF (cmpr7_dataa[] == cmpr7_datab[]) THEN
		cmpr7_aeb_int = VCC;
	ELSE
		cmpr7_aeb_int = GND;
	END IF;
	cmpr7_aeb = cmpr7_aeb_int;
	cmpr7_dataa[] = ( enable, data[]);
	cmpr7_datab[] = ( B"1", const_data6w[]);
	IF (cmpr8_dataa[] == cmpr8_datab[]) THEN
		cmpr8_aeb_int = VCC;
	ELSE
		cmpr8_aeb_int = GND;
	END IF;
	cmpr8_aeb = cmpr8_aeb_int;
	cmpr8_dataa[] = ( enable, data[]);
	cmpr8_datab[] = ( B"1", const_data7w[]);
	const_data0w[] = B"000";
	const_data1w[] = B"001";
	const_data2w[] = B"010";
	const_data3w[] = B"011";
	const_data4w[] = B"100";
	const_data5w[] = B"101";
	const_data6w[] = B"110";
	const_data7w[] = B"111";
	eq[] = eq_node[];
	eq_node[] = ( cmpr8_aeb, cmpr7_aeb, cmpr6_aeb, cmpr5_aeb, cmpr4_aeb, cmpr3_aeb, cmpr2_aeb, cmpr1_aeb);
END;
--VALID FILE