mux_ddc.tdf

VERILOG HDL 实际工控项目源码

--lpm_mux CASCADE_CHAIN="MANUAL" DEVICE_FAMILY="FLEX10K" IGNORE_CASCADE_BUFFERS="OFF" LPM_SIZE=8 LPM_WIDTH=14 LPM_WIDTHS=3 data result sel
--VERSION_BEGIN 4.1 cbx_lpm_mux 2004:03:10:10:50:34:SJ cbx_mgl 2004:06:17:17:30:06:SJ  VERSION_END


--  Copyright (C) 1988-2002 Altera Corporation
--  Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
--  support information,  device programming or simulation file,  and any other
--  associated  documentation or information  provided by  Altera  or a partner
--  under  Altera's   Megafunction   Partnership   Program  may  be  used  only
--  to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
--  other  use  of such  megafunction  design,  netlist,  support  information,
--  device programming or simulation file,  or any other  related documentation
--  or information  is prohibited  for  any  other purpose,  including, but not
--  limited to  modification,  reverse engineering,  de-compiling, or use  with
--  any other  silicon devices,  unless such use is  explicitly  licensed under
--  a separate agreement with  Altera  or a megafunction partner.  Title to the
--  intellectual property,  including patents,  copyrights,  trademarks,  trade
--  secrets,  or maskworks,  embodied in any such megafunction design, netlist,
--  support  information,  device programming or simulation file,  or any other
--  related documentation or information provided by  Altera  or a megafunction
--  partner, remains with Altera, the megafunction partner, or their respective
--  licensors. No other licenses, including any licenses needed under any third
--  party's intellectual property, are provided herein.



--synthesis_resources = lut 70 
SUBDESIGN mux_ddc
( 
	data[111..0]	:	input;
	result[13..0]	:	output;
	sel[2..0]	:	input;
) 
VARIABLE 
	result_node[13..0]	: WIRE;
	sel_ffs_wire[2..0]	: WIRE;
	sel_node[2..0]	: WIRE;
	w_data102w[3..0]	: WIRE;
	w_data103w[3..0]	: WIRE;
	w_data149w[7..0]	: WIRE;
	w_data171w[3..0]	: WIRE;
	w_data172w[3..0]	: WIRE;
	w_data218w[7..0]	: WIRE;
	w_data240w[3..0]	: WIRE;
	w_data241w[3..0]	: WIRE;
	w_data287w[7..0]	: WIRE;
	w_data309w[3..0]	: WIRE;
	w_data310w[3..0]	: WIRE;
	w_data31w[3..0]	: WIRE;
	w_data32w[3..0]	: WIRE;
	w_data356w[7..0]	: WIRE;
	w_data378w[3..0]	: WIRE;
	w_data379w[3..0]	: WIRE;
	w_data425w[7..0]	: WIRE;
	w_data447w[3..0]	: WIRE;
	w_data448w[3..0]	: WIRE;
	w_data494w[7..0]	: WIRE;
	w_data516w[3..0]	: WIRE;
	w_data517w[3..0]	: WIRE;
	w_data563w[7..0]	: WIRE;
	w_data585w[3..0]	: WIRE;
	w_data586w[3..0]	: WIRE;
	w_data632w[7..0]	: WIRE;
	w_data654w[3..0]	: WIRE;
	w_data655w[3..0]	: WIRE;
	w_data701w[7..0]	: WIRE;
	w_data723w[3..0]	: WIRE;
	w_data724w[3..0]	: WIRE;
	w_data770w[7..0]	: WIRE;
	w_data792w[3..0]	: WIRE;
	w_data793w[3..0]	: WIRE;
	w_data80w[7..0]	: WIRE;
	w_data839w[7..0]	: WIRE;
	w_data861w[3..0]	: WIRE;
	w_data862w[3..0]	: WIRE;
	w_data908w[7..0]	: WIRE;
	w_data930w[3..0]	: WIRE;
	w_data931w[3..0]	: WIRE;
	w_data9w[7..0]	: WIRE;
	w_result100w	: WIRE;
	w_result101w	: WIRE;
	w_result107w	: WIRE;
	w_result108w	: WIRE;
	w_result10w	: WIRE;
	w_result128w	: WIRE;
	w_result129w	: WIRE;
	w_result150w	: WIRE;
	w_result168w	: WIRE;
	w_result169w	: WIRE;
	w_result170w	: WIRE;
	w_result176w	: WIRE;
	w_result177w	: WIRE;
	w_result197w	: WIRE;
	w_result198w	: WIRE;
	w_result219w	: WIRE;
	w_result237w	: WIRE;
	w_result238w	: WIRE;
	w_result239w	: WIRE;
	w_result245w	: WIRE;
	w_result246w	: WIRE;
	w_result266w	: WIRE;
	w_result267w	: WIRE;
	w_result288w	: WIRE;
	w_result28w	: WIRE;
	w_result29w	: WIRE;
	w_result306w	: WIRE;
	w_result307w	: WIRE;
	w_result308w	: WIRE;
	w_result30w	: WIRE;
	w_result314w	: WIRE;
	w_result315w	: WIRE;
	w_result335w	: WIRE;
	w_result336w	: WIRE;
	w_result357w	: WIRE;
	w_result36w	: WIRE;
	w_result375w	: WIRE;
	w_result376w	: WIRE;
	w_result377w	: WIRE;
	w_result37w	: WIRE;
	w_result383w	: WIRE;
	w_result384w	: WIRE;
	w_result404w	: WIRE;
	w_result405w	: WIRE;
	w_result426w	: WIRE;
	w_result444w	: WIRE;
	w_result445w	: WIRE;
	w_result446w	: WIRE;
	w_result452w	: WIRE;
	w_result453w	: WIRE;
	w_result473w	: WIRE;
	w_result474w	: WIRE;
	w_result495w	: WIRE;
	w_result513w	: WIRE;
	w_result514w	: WIRE;
	w_result515w	: WIRE;
	w_result521w	: WIRE;
	w_result522w	: WIRE;
	w_result542w	: WIRE;
	w_result543w	: WIRE;
	w_result564w	: WIRE;
	w_result57w	: WIRE;
	w_result582w	: WIRE;
	w_result583w	: WIRE;
	w_result584w	: WIRE;
	w_result58w	: WIRE;
	w_result590w	: WIRE;
	w_result591w	: WIRE;
	w_result611w	: WIRE;
	w_result612w	: WIRE;
	w_result633w	: WIRE;
	w_result651w	: WIRE;
	w_result652w	: WIRE;
	w_result653w	: WIRE;
	w_result659w	: WIRE;
	w_result660w	: WIRE;
	w_result680w	: WIRE;
	w_result681w	: WIRE;
	w_result702w	: WIRE;
	w_result720w	: WIRE;
	w_result721w	: WIRE;
	w_result722w	: WIRE;
	w_result728w	: WIRE;
	w_result729w	: WIRE;
	w_result749w	: WIRE;
	w_result750w	: WIRE;
	w_result771w	: WIRE;
	w_result789w	: WIRE;
	w_result790w	: WIRE;
	w_result791w	: WIRE;
	w_result797w	: WIRE;
	w_result798w	: WIRE;
	w_result818w	: WIRE;
	w_result819w	: WIRE;
	w_result81w	: WIRE;
	w_result840w	: WIRE;
	w_result858w	: WIRE;
	w_result859w	: WIRE;
	w_result860w	: WIRE;
	w_result866w	: WIRE;
	w_result867w	: WIRE;
	w_result887w	: WIRE;
	w_result888w	: WIRE;
	w_result909w	: WIRE;
	w_result927w	: WIRE;
	w_result928w	: WIRE;
	w_result929w	: WIRE;
	w_result935w	: WIRE;
	w_result936w	: WIRE;
	w_result956w	: WIRE;
	w_result957w	: WIRE;
	w_result99w	: WIRE;