📄 sam9261.rpt
字号:
Project Information e:\cpld\sam9261.rpt
MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 07/13/2006 17:12:00
Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
** DEVICE SUMMARY **
Chip/ Input Output Bidir Shareable
POF Device Pins Pins Pins LCs Expanders % Utilized
sam9261 EPM7064AETC100-4 32 22 0 22 0 34 %
User Pins: 32 22 0
Project Information e:\cpld\sam9261.rpt
** PROJECT COMPILATION MESSAGES **
Warning: Primitive 'CF_OE' is stuck at GND
Warning: Primitive 'CF_WE' is stuck at VCC
Warning: Primitive 'CF_A10' is stuck at GND
Warning: Primitive 'CF_A9' is stuck at GND
Warning: Primitive 'CF_A8' is stuck at GND
Warning: Primitive 'CF_A7' is stuck at GND
Warning: Primitive 'CF_A6' is stuck at GND
Warning: Primitive 'CF_A5' is stuck at GND
Warning: Primitive 'CF_A4' is stuck at GND
Warning: Primitive 'CF_A3' is stuck at GND
Warning: Primitive 'CF_REG' is stuck at VCC
Info: Reserved unused input pin 'NRST' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'CFIOW' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'CFIOR' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'A10' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'A9' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'A8' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'A7' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'A1' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'A0' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'A22' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'A25_CFRNW' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'CFS1' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'CFCE1' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'CFCE2' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'PA29' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'PA31' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'NWAIT' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'IRQ1' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'CF_CD1' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'CF_CD2' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'CF_NWAIT' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'CF_WP' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Warning: Node 'CF_WE' has an input assignment to chip 'sam9261' but is not used as an input on this chip
Project Information e:\cpld\sam9261.rpt
** PIN/LOCATION/CHIP ASSIGNMENTS **
Actual
User Assignments
Assignments (if different) Node Name
sam9261@100 A0
sam9261@99 A1
sam9261@98 A2
sam9261@97 A3
sam9261@96 A4
sam9261@94 A5
sam9261@81 A6
sam9261@83 A7
sam9261@84 A8
sam9261@85 A9
sam9261@92 A10
sam9261@80 A22
sam9261@76 A25_CFRNW
sam9261@10 BUF_CS
sam9261@12 BUF_DIR
sam9261@46 CF_A0
sam9261@42 CF_A1
sam9261@41 CF_A2
sam9261@37 CF_A3
sam9261@35 CF_A4
sam9261@33 CF_A5
sam9261@32 CF_A6
sam9261@30 CF_A7
sam9261@25 CF_A8
sam9261@21 CF_A9
sam9261@17 CF_A10
sam9261@13 CF_CD1
sam9261@48 CF_CD2
sam9261@69 CFCE1
sam9261@14 CF_CE1
sam9261@68 CFCE2
sam9261@16 CF_CE2
sam9261@93 CFIOR
sam9261@20 CF_IORD
sam9261@9 CFIOW
sam9261@23 CF_IOWE
sam9261@31 CF_IRQ
sam9261@36 CF_NRST
sam9261@40 CF_NWAIT
sam9261@6 CFOE
sam9261@19 CF_OE
sam9261@44 CF_REG
sam9261@75 CFS0
sam9261@71 CFS1
sam9261@8 CFWE
sam9261@47 CF_WP
sam9261@61 IRQ1
sam9261@63 IRQ2
sam9261@45 NRST
sam9261@79 NWAIT
sam9261@67 PA29
sam9261@65 PA30
sam9261@64 PA31
Device-Specific Information: e:\cpld\sam9261.rpt
sam9261
***** Logic for device 'sam9261' compiled without errors.
Device: EPM7064AETC100-4
Device Options:
Turbo Bit = ON
Security Bit = OFF
Enable JTAG Support = ON
User Code = ffffffff
MultiVolt I/O = OFF
A
2
5
V _
C C V N C
F C C W N N F
G I A I G G G G G C A A . . R
A A A A A N A O 1 N N N N N N A A A I A 2 I C C N
0 1 2 3 4 D 5 R 0 T D D D D D 9 8 7 O 6 2 T . . W
----------------------------------------------------_
/ 100 98 96 94 92 90 88 86 84 82 80 78 76 |_
/ 99 97 95 93 91 89 87 85 83 81 79 77 |
N.C. | 1 75 | CFS0
N.C. | 2 74 | GND
VCCIO | 3 73 | #TDO
#TDI | 4 72 | N.C.
N.C. | 5 71 | CFS1
CFOE | 6 70 | N.C.
N.C. | 7 69 | CFCE1
CFWE | 8 68 | CFCE2
CFIOW | 9 67 | PA29
BUF_CS | 10 66 | VCCIO
GND | 11 65 | PA30
BUF_DIR | 12 64 | PA31
CF_CD1 | 13 EPM7064AETC100-4 63 | IRQ2
CF_CE1 | 14 62 | #TCK
#TMS | 15 61 | IRQ1
CF_CE2 | 16 60 | GND*
CF_A10 | 17 59 | GND
VCCIO | 18 58 | GND*
CF_OE | 19 57 | GND*
CF_IORD | 20 56 | GND*
CF_A9 | 21 55 | N.C.
N.C. | 22 54 | GND*
CF_IOWE | 23 53 | N.C.
N.C. | 24 52 | CF_WE
CF_A8 | 25 51 | VCCIO
| 27 29 31 33 35 37 39 41 43 45 47 49 _|
\ 26 28 30 32 34 36 38 40 42 44 46 48 50 |
\-----------------------------------------------------
G N N G C C C C V C C C G V C C C G C N C C C N N
N . . N F F F F C F F F N C F F F N F R F F F . .
D C C D _ _ _ _ C _ _ _ D C _ _ _ D _ S _ _ _ C C
. . * A I A A I A N A I N A A R T A W C . .
7 R 6 5 O 4 R 3 N W 2 1 E 0 P D
Q S T A G 2
T I
T
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GND* = These I/O pins can either be left unconnected or connected to GND. Connecting these pins to GND will improve the device's immunity to noise.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: e:\cpld\sam9261.rpt
sam9261
** RESOURCE USAGE **
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -