pur.v

来自「简单的8位CPU」· Verilog 代码 · 共 14 行

`resetall
`timescale 1 ns / 1 ps
`celldefine

module PUR (PUR);
  input PUR;

wire PURNET;

assign PURNET = PUR;

endmodule
`endcelldefine