and3.v

简单的8位CPU

`resetall
`timescale 1 ns / 1 ps

`celldefine

module  AND3  (A, B, C, Z);
  input A, B, C ;
  output Z;

  and (Z, A, B, C);


endmodule 

`endcelldefine