⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 main.tan.qmsg

📁 基于FPGA的多功能数字钟的设计与实现 内附有详尽的Verilog HDL源码
💻 QMSG
📖 第 1 页 / 共 5 页
字号:
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "disp_data_mux:inst8\|disp_select\[1\] " "Info: Node \"disp_data_mux:inst8\|disp_select\[1\]\"" {  } { { "disp_data_mux.v" "" { Text "E:/戴仙金/资料/Verilog书/源代码/wristwatch/main/disp_data_mux.v" 20 -1 0 } }  } 0}  } { { "disp_data_mux.v" "" { Text "E:/戴仙金/资料/Verilog书/源代码/wristwatch/main/disp_data_mux.v" 20 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "disp_data_mux:inst8\|disp_select\[2\] " "Info: Node \"disp_data_mux:inst8\|disp_select\[2\]\"" {  } { { "disp_data_mux.v" "" { Text "E:/戴仙金/资料/Verilog书/源代码/wristwatch/main/disp_data_mux.v" 20 -1 0 } }  } 0}  } { { "disp_data_mux.v" "" { Text "E:/戴仙金/资料/Verilog书/源代码/wristwatch/main/disp_data_mux.v" 20 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "disp_data_mux:inst8\|disp_select\[3\] " "Info: Node \"disp_data_mux:inst8\|disp_select\[3\]\"" {  } { { "disp_data_mux.v" "" { Text "E:/戴仙金/资料/Verilog书/源代码/wristwatch/main/disp_data_mux.v" 20 -1 0 } }  } 0}  } { { "disp_data_mux.v" "" { Text "E:/戴仙金/资料/Verilog书/源代码/wristwatch/main/disp_data_mux.v" 20 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "disp_data_mux:inst8\|disp_select\[4\] " "Info: Node \"disp_data_mux:inst8\|disp_select\[4\]\"" {  } { { "disp_data_mux.v" "" { Text "E:/戴仙金/资料/Verilog书/源代码/wristwatch/main/disp_data_mux.v" 20 -1 0 } }  } 0}  } { { "disp_data_mux.v" "" { Text "E:/戴仙金/资料/Verilog书/源代码/wristwatch/main/disp_data_mux.v" 20 -1 0 } }  } 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "disp_data_mux:inst8\|disp_select\[5\] " "Info: Node \"disp_data_mux:inst8\|disp_select\[5\]\"" {  } { { "disp_data_mux.v" "" { Text "E:/戴仙金/资料/Verilog书/源代码/wristwatch/main/disp_data_mux.v" 20 -1 0 } }  } 0}  } { { "disp_data_mux.v" "" { Text "E:/戴仙金/资料/Verilog书/源代码/wristwatch/main/disp_data_mux.v" 20 -1 0 } }  } 0}

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -