main.tan.summary

基于FPGA的多功能数字钟的设计与实现 内附有详尽的Verilog HDL源码

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 32.524 ns
From           : time_auto_and_set:inst1|timepiece_main:b2v_inst1|hour_counter:b2v_inst|lpm_counter:hour_data0_rtl_13|cntr_e08:auto_generated|safe_q[1]
To             : disp_data[6]
From Clock     : Clock
To Clock       : 
Failed Paths   : 0

Type           : Clock Setup: 'Clock'
Slack          : N/A
Required Time  : None
Actual Time    : 45.62 MHz ( period = 21.921 ns )
From           : date_main:inst4|autodate:b2v_inst|EO1
To             : date_main:inst4|datecontrol:b2v_inst1|day0[3]
From Clock     : Clock
To Clock       : Clock
Failed Paths   : 0

Type           : Clock Setup: 'SW3'
Slack          : N/A
Required Time  : None
Actual Time    : 155.79 MHz ( period = 6.419 ns )
From           : date_main:inst4|autodate:b2v_inst|lpm_counter:day1_rtl_21|cntr_e08:auto_generated|safe_q[3]
To             : date_main:inst4|autodate:b2v_inst|lpm_counter:month0_rtl_26|cntr_e08:auto_generated|safe_q[0]
From Clock     : SW3
To Clock       : SW3
Failed Paths   : 0

Type           : Clock Setup: 'SW2'
Slack          : N/A
Required Time  : None
Actual Time    : 286.37 MHz ( period = 3.492 ns )
From           : alarmclock:inst11|lpm_counter:hour_set1_rtl_15|cntr_e08:auto_generated|safe_q[1]
To             : alarmclock:inst11|lpm_counter:hour_set0_rtl_12|cntr_e08:auto_generated|safe_q[0]
From Clock     : SW2
To Clock       : SW2
Failed Paths   : 0

Type           : Clock Setup: 'SW1'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 422.12 MHz ( period = 2.369 ns )
From           : time_auto_and_set:inst1|timeset:b2v_inst3|disp_drive[0]
To             : time_auto_and_set:inst1|timeset:b2v_inst3|disp_drive[1]
From Clock     : SW1
To Clock       : SW1
Failed Paths   : 0

Type           : Clock Hold: 'SW3'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : maincontrol:inst3|DateSet_EN
To             : date_main:inst4|autodate:b2v_inst|EO1
From Clock     : SW3
To Clock       : SW3
Failed Paths   : 53

Type           : Clock Hold: 'Clock'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : time_disp_select:inst6|auto_disp_drive[1]
To             : time_disp_select:inst6|time_disp_select[3]
From Clock     : Clock
To Clock       : Clock
Failed Paths   : 26

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 79

--------------------------------------------------------------------------------------