alarmclock.tan.summary

基于FPGA的多功能数字钟的设计与实现 内附有详尽的Verilog HDL源码

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 0.700 ns
From           : EN
To             : disp_drive[2]
From Clock     : 
To Clock       : SW1
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.400 ns
From           : lpm_counter:minute_set1_rtl_3|dffs[0]
To             : alarm
From Clock     : SW2
To Clock       : 
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 9.600 ns
From           : hour1[1]
To             : alarm
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.800 ns
From           : EN
To             : disp_drive[2]
From Clock     : 
To Clock       : SW1
Failed Paths   : 0

Type           : Clock Setup: 'SW1'
Slack          : N/A
Required Time  : None
Actual Time    : 169.49 MHz ( period = 5.900 ns )
From           : disp_drive[2]
To             : disp_drive[1]
From Clock     : SW1
To Clock       : SW1
Failed Paths   : 0

Type           : Clock Setup: 'SW2'
Slack          : N/A
Required Time  : None
Actual Time    : 172.41 MHz ( period = 5.800 ns )
From           : lpm_counter:minute_set0_rtl_2|dffs[0]
To             : lpm_counter:minute_set0_rtl_2|dffs[1]
From Clock     : SW2
To Clock       : SW2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------