📄 hen.rpt
字号:
Project Information f:\ahdldigital\hen.rpt
MAX+plus II Compiler Report File
Version 10.23 07/09/2003
Compiled: 12/03/2005 20:05:48
Copyright (C) 1988-2003 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
HEN
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
hen EPF10K10LC84-3 16 16 0 0 0 % 16 2 %
User Pins: 16 16 0
Device-Specific Information: f:\ahdldigital\hen.rpt
hen
***** Logic for device 'hen' compiled without errors.
Device: EPF10K10LC84-3
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
^
C
R R R R R R R R R R R R R O
E E E E E E E E E E E E E N
S S S S S S S V S S G S S S S F
E E E E E E E C E s s s E N E E E E _ ^
R R R R R R R C R e e e R D R R R R # D n
V V V V V V V I V g g g V I V V V V T O C
E E E E E E E N E 2 2 2 E N E E E E C N E
D D D D D D D T D 0 4 3 D T D D D D K E O
-----------------------------------------------------------------_
/ 11 10 9 8 7 6 5 4 3 2 1 84 83 82 81 80 79 78 77 76 75 |
^DATA0 | 12 74 | #TDO
^DCLK | 13 73 | seg12
^nCE | 14 72 | RESERVED
#TDI | 15 71 | seg1out3
seg1out0 | 16 70 | seg1out2
RESERVED | 17 69 | seg2out1
seg13 | 18 68 | GNDINT
seg10 | 19 67 | seg2out4
VCCINT | 20 66 | seg2out7
seg1out7 | 21 65 | seg27
seg2out3 | 22 EPF10K10LC84-3 64 | seg17
seg2out5 | 23 63 | VCCINT
seg2out2 | 24 62 | seg15
seg2out0 | 25 61 | seg16
GNDINT | 26 60 | seg1out5
seg14 | 27 59 | seg1out1
seg11 | 28 58 | seg26
seg1out6 | 29 57 | #TMS
seg1out4 | 30 56 | #TRST
^MSEL0 | 31 55 | ^nSTATUS
^MSEL1 | 32 54 | RESERVED
|_ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 _|
------------------------------------------------------------------
V ^ R R R R R V G s s s V G R R R R R R s
C n E E E E E C N e e e C N E E E E E E e
C C S S S S S C D g g g C D S S S S S S g
I O E E E E E I I 2 2 2 I I E E E E E E 2
N N R R R R R N N 1 5 2 N N R R R R R R o
T F V V V V V T T T T V V V V V V u
I E E E E E E E E E E E t
G D D D D D D D D D D D 6
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: f:\ahdldigital\hen.rpt
hen
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A2 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
A13 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
A16 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
A24 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
B1 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
B2 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
B5 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
B9 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
B11 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
B16 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
B24 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
C9 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
C11 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
C19 1/ 8( 12%) 1/ 8( 12%) 0/ 8( 0%) 0/2 0/2 1/22( 4%)
C20 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
C23 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 6/6 (100%)
Total I/O pins used: 26/53 ( 49%)
Total logic cells used: 16/576 ( 2%)
Total embedded cells used: 0/24 ( 0%)
Total EABs used: 0/3 ( 0%)
Average fan-in: 1.00/4 ( 25%)
Total fan-in: 16/2304 ( 0%)
Total input pins required: 16
Total input I/O cell registers required: 0
Total output pins required: 16
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 16
Total flipflops required: 0
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 16/ 576 ( 2%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 EA 13 14 15 16 17 18 19 20 21 22 23 24 Total(LC/EC)
A: 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 1 4/0
B: 1 1 0 0 1 0 0 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 7/0
C: 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 1 1 0 0 1 0 5/0
Total: 1 2 0 0 1 0 0 0 2 0 2 0 0 1 0 0 2 0 0 1 1 0 0 1 2 16/0
Device-Specific Information: f:\ahdldigital\hen.rpt
hen
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
19 - - A -- INPUT 0 0 0 1 seg10
28 - - C -- INPUT 0 0 0 1 seg11
73 - - A -- INPUT 0 0 0 1 seg12
18 - - A -- INPUT 0 0 0 1 seg13
27 - - C -- INPUT 0 0 0 1 seg14
62 - - C -- INPUT 0 0 0 1 seg15
61 - - C -- INPUT 0 0 0 1 seg16
64 - - B -- INPUT 0 0 0 1 seg17
2 - - - -- INPUT 0 0 0 1 seg20
42 - - - -- INPUT 0 0 0 1 seg21
44 - - - -- INPUT 0 0 0 1 seg22
84 - - - -- INPUT 0 0 0 1 seg23
1 - - - -- INPUT 0 0 0 1 seg24
43 - - - -- INPUT 0 0 0 1 seg25
58 - - C -- INPUT 0 0 0 1 seg26
65 - - B -- INPUT 0 0 0 1 seg27
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: f:\ahdldigital\hen.rpt
hen
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
16 - - A -- OUTPUT 0 1 0 0 seg1out0
59 - - C -- OUTPUT 0 1 0 0 seg1out1
70 - - A -- OUTPUT 0 1 0 0 seg1out2
71 - - A -- OUTPUT 0 1 0 0 seg1out3
30 - - C -- OUTPUT 0 1 0 0 seg1out4
60 - - C -- OUTPUT 0 1 0 0 seg1out5
29 - - C -- OUTPUT 0 1 0 0 seg1out6
21 - - B -- OUTPUT 0 1 0 0 seg1out7
25 - - B -- OUTPUT 0 1 0 0 seg2out0
69 - - A -- OUTPUT 0 1 0 0 seg2out1
24 - - B -- OUTPUT 0 1 0 0 seg2out2
22 - - B -- OUTPUT 0 1 0 0 seg2out3
67 - - B -- OUTPUT 0 1 0 0 seg2out4
23 - - B -- OUTPUT 0 1 0 0 seg2out5
53 - - - 20 OUTPUT 0 1 0 0 seg2out6
66 - - B -- OUTPUT 0 1 0 0 seg2out7
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: f:\ahdldigital\hen.rpt
hen
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC EC Row Col Primitive Code INP FBK OUT FBK Name
- 1 - A 02 LCELL s 1 0 1 0 seg1out0~1
- 8 - C 20 LCELL s 1 0 1 0 seg1out1~1
- 8 - A 16 LCELL s 1 0 1 0 seg1out2~1
- 4 - A 13 LCELL s 1 0 1 0 seg1out3~1
- 7 - C 09 LCELL s 1 0 1 0 seg1out4~1
- 4 - C 23 LCELL s 1 0 1 0 seg1out5~1
- 5 - C 11 LCELL s 1 0 1 0 seg1out6~1
- 1 - B 05 LCELL s 1 0 1 0 seg1out7~1
- 8 - B 01 LCELL s 1 0 1 0 seg2out0~1
- 7 - A 24 LCELL s 1 0 1 0 seg2out1~1
- 6 - B 02 LCELL s 1 0 1 0 seg2out2~1
- 2 - B 09 LCELL s 1 0 1 0 seg2out3~1
- 1 - B 24 LCELL s 1 0 1 0 seg2out4~1
- 4 - B 11 LCELL s 1 0 1 0 seg2out5~1
- 1 - C 19 LCELL s 1 0 1 0 seg2out6~1
- 2 - B 16 LCELL s 1 0 1 0 seg2out7~1
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -