📄 coregen.cgp
字号:
SET busformat = BusFormatAngleBracketNotRippedSET designentry = VerilogSET device = xc6slx45tSET devicefamily = spartan6SET flowvendor = Foundation_ISESET package = fgg484SET speedgrade = -2SET verilogsim = trueSET vhdlsim = true
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -