fifo.map.eqn

8*8位的先入先出（fifo）数据缓冲器的vhdl源程序

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--in_full is in_full
--operation mode is normal

in_full_lut_out = rd & (in_full # A1L25 & A1L35);
in_full = DFFEAS(in_full_lut_out, clk, !reset, , , , , , );


--in_empty is in_empty
--operation mode is normal

in_empty_lut_out = in_empty & (!A1L05 # !A1L94) # !wr;
in_empty = DFFEAS(in_empty_lut_out, clk, !reset, , , , , , );


--ram_28 is ram_28
--operation mode is normal

ram_28_lut_out = din[0];
ram_28 = DFFEAS(ram_28_lut_out, clk, VCC, , , , , , );


--rp[0] is rp[0]
--operation mode is normal

rp[0]_lut_out = !rp[0];
rp[0] = DFFEAS(rp[0]_lut_out, clk, !reset, , A1L55, , , , );


--ram_31 is ram_31
--operation mode is normal

ram_31_lut_out = wp[0];
ram_31 = DFFEAS(ram_31_lut_out, clk, VCC, , , , , , );


--rp[2] is rp[2]
--operation mode is normal

rp[2]_lut_out = !rp[2];
rp[2] = DFFEAS(rp[2]_lut_out, clk, !reset, , A1L171, , , , );


--ram_29 is ram_29
--operation mode is normal

ram_29_lut_out = wp[2];
ram_29 = DFFEAS(ram_29_lut_out, clk, VCC, , , , , , );


--A1L92 is dout~1459
--operation mode is normal

A1L92 = rp[0] & !ram_31 & (rp[2] $ ram_29) # !rp[0] & ram_31 & (rp[2] $ ram_29);


--ram_32 is ram_32
--operation mode is normal

ram_32_lut_out = A1L45;
ram_32 = DFFEAS(ram_32_lut_out, clk, VCC, , , , , , );


--rp[1] is rp[1]
--operation mode is normal

rp[1]_lut_out = !rp[1];
rp[1] = DFFEAS(rp[1]_lut_out, clk, !reset, , A1L961, , , , );


--ram_30 is ram_30
--operation mode is normal

ram_30_lut_out = wp[1];
ram_30 = DFFEAS(ram_30_lut_out, clk, VCC, , , , , , );


--A1L82 is dout~3
--operation mode is normal

A1L82 = A1L92 & ram_32 & (rp[1] $ ram_30);


--A1L611Q is ram~64
--operation mode is normal

A1L611Q_lut_out = din[0];
A1L611Q = DFFEAS(A1L611Q_lut_out, clk, VCC, , A1L671, , , , );


--A1L801Q is ram~56
--operation mode is normal

A1L801Q_lut_out = din[0];
A1L801Q = DFFEAS(A1L801Q_lut_out, clk, VCC, , A1L771, , , , );


--A1L001Q is ram~48
--operation mode is normal

A1L001Q_lut_out = din[0];
A1L001Q = DFFEAS(A1L001Q_lut_out, clk, VCC, , A1L871, , , , );


--A1L231 is ram~184
--operation mode is normal

A1L231 = rp[1] & (rp[0] & (A1L001Q) # !rp[0] & A1L801Q) # !rp[1] & (!rp[0]);


--A1L421Q is ram~72
--operation mode is normal

A1L421Q_lut_out = din[0];
A1L421Q = DFFEAS(A1L421Q_lut_out, clk, VCC, , A1L971, , , , );


--A1L331 is ram~185
--operation mode is normal

A1L331 = rp[1] & (A1L231) # !rp[1] & (A1L231 & (A1L421Q) # !A1L231 & A1L611Q);


--A1L03 is dout~1460
--operation mode is normal

A1L03 = A1L82 & ram_28 # !A1L82 & (A1L331 & !rp[2]);


--A1L48Q is ram~32
--operation mode is normal

A1L48Q_lut_out = din[0];
A1L48Q = DFFEAS(A1L48Q_lut_out, clk, VCC, , A1L271, , , , );


--A1L67Q is ram~24
--operation mode is normal

A1L67Q_lut_out = din[0];
A1L67Q = DFFEAS(A1L67Q_lut_out, clk, VCC, , A1L371, , , , );


--A1L86Q is ram~16
--operation mode is normal

A1L86Q_lut_out = din[0];
A1L86Q = DFFEAS(A1L86Q_lut_out, clk, VCC, , A1L471, , , , );


--A1L431 is ram~186
--operation mode is normal

A1L431 = rp[1] & (rp[0] & (A1L86Q) # !rp[0] & A1L67Q) # !rp[1] & (!rp[0]);


--A1L29Q is ram~40
--operation mode is normal

A1L29Q_lut_out = din[0];
A1L29Q = DFFEAS(A1L29Q_lut_out, clk, VCC, , A1L571, , , , );


--A1L531 is ram~187
--operation mode is normal

A1L531 = rp[1] & (A1L431) # !rp[1] & (A1L431 & (A1L29Q) # !A1L431 & A1L48Q);


--A1L13 is dout~1461
--operation mode is normal

A1L13 = A1L03 # A1L531 & rp[2] & !A1L82;


--dout[0]$latch is dout[0]$latch
--operation mode is normal

dout[0]$latch = rd & (dout[0]$latch) # !rd & A1L13;


--ram_27 is ram_27
--operation mode is normal

ram_27_lut_out = din[1];
ram_27 = DFFEAS(ram_27_lut_out, clk, VCC, , , , , , );


--A1L711Q is ram~65
--operation mode is normal

A1L711Q_lut_out = din[1];
A1L711Q = DFFEAS(A1L711Q_lut_out, clk, VCC, , A1L671, , , , );


--A1L901Q is ram~57
--operation mode is normal

A1L901Q_lut_out = din[1];
A1L901Q = DFFEAS(A1L901Q_lut_out, clk, VCC, , A1L771, , , , );


--A1L101Q is ram~49
--operation mode is normal

A1L101Q_lut_out = din[1];
A1L101Q = DFFEAS(A1L101Q_lut_out, clk, VCC, , A1L871, , , , );


--A1L631 is ram~188
--operation mode is normal

A1L631 = rp[1] & (rp[0] & (A1L101Q) # !rp[0] & A1L901Q) # !rp[1] & (!rp[0]);


--A1L521Q is ram~73
--operation mode is normal

A1L521Q_lut_out = din[1];
A1L521Q = DFFEAS(A1L521Q_lut_out, clk, VCC, , A1L971, , , , );


--A1L731 is ram~189
--operation mode is normal

A1L731 = rp[1] & (A1L631) # !rp[1] & (A1L631 & (A1L521Q) # !A1L631 & A1L711Q);


--A1L23 is dout~1462
--operation mode is normal

A1L23 = A1L82 & ram_27 # !A1L82 & (A1L731 & !rp[2]);


--A1L77Q is ram~25
--operation mode is normal

A1L77Q_lut_out = din[1];
A1L77Q = DFFEAS(A1L77Q_lut_out, clk, VCC, , A1L371, , , , );


--A1L58Q is ram~33
--operation mode is normal

A1L58Q_lut_out = din[1];
A1L58Q = DFFEAS(A1L58Q_lut_out, clk, VCC, , A1L271, , , , );


--A1L96Q is ram~17
--operation mode is normal

A1L96Q_lut_out = din[1];
A1L96Q = DFFEAS(A1L96Q_lut_out, clk, VCC, , A1L471, , , , );


--A1L831 is ram~190
--operation mode is normal

A1L831 = rp[0] & (rp[1] & (A1L96Q) # !rp[1] & A1L58Q) # !rp[0] & (!rp[1]);


--A1L39Q is ram~41
--operation mode is normal

A1L39Q_lut_out = din[1];
A1L39Q = DFFEAS(A1L39Q_lut_out, clk, VCC, , A1L571, , , , );


--A1L931 is ram~191
--operation mode is normal

A1L931 = rp[0] & (A1L831) # !rp[0] & (A1L831 & (A1L39Q) # !A1L831 & A1L77Q);


--A1L33 is dout~1463
--operation mode is normal

A1L33 = A1L23 # rp[2] & A1L931 & !A1L82;


--dout[1]$latch is dout[1]$latch
--operation mode is normal

dout[1]$latch = rd & (dout[1]$latch) # !rd & A1L33;


--ram_26 is ram_26
--operation mode is normal

ram_26_lut_out = din[2];
ram_26 = DFFEAS(ram_26_lut_out, clk, VCC, , , , , , );


--A1L811Q is ram~66
--operation mode is normal

A1L811Q_lut_out = din[2];
A1L811Q = DFFEAS(A1L811Q_lut_out, clk, VCC, , A1L671, , , , );


--A1L011Q is ram~58
--operation mode is normal

A1L011Q_lut_out = din[2];
A1L011Q = DFFEAS(A1L011Q_lut_out, clk, VCC, , A1L771, , , , );


--A1L201Q is ram~50
--operation mode is normal

A1L201Q_lut_out = din[2];
A1L201Q = DFFEAS(A1L201Q_lut_out, clk, VCC, , A1L871, , , , );


--A1L041 is ram~192
--operation mode is normal

A1L041 = rp[1] & (rp[0] & (A1L201Q) # !rp[0] & A1L011Q) # !rp[1] & (!rp[0]);


--A1L621Q is ram~74
--operation mode is normal

A1L621Q_lut_out = din[2];
A1L621Q = DFFEAS(A1L621Q_lut_out, clk, VCC, , A1L971, , , , );


--A1L141 is ram~193
--operation mode is normal

A1L141 = rp[1] & (A1L041) # !rp[1] & (A1L041 & (A1L621Q) # !A1L041 & A1L811Q);


--A1L43 is dout~1464
--operation mode is normal

A1L43 = A1L82 & ram_26 # !A1L82 & (A1L141 & !rp[2]);


--A1L87Q is ram~26
--operation mode is normal

A1L87Q_lut_out = din[2];
A1L87Q = DFFEAS(A1L87Q_lut_out, clk, VCC, , A1L371, , , , );


--A1L68Q is ram~34
--operation mode is normal

A1L68Q_lut_out = din[2];
A1L68Q = DFFEAS(A1L68Q_lut_out, clk, VCC, , A1L271, , , , );


--A1L07Q is ram~18
--operation mode is normal

A1L07Q_lut_out = din[2];
A1L07Q = DFFEAS(A1L07Q_lut_out, clk, VCC, , A1L471, , , , );


--A1L241 is ram~194
--operation mode is normal

A1L241 = rp[0] & (rp[1] & (A1L07Q) # !rp[1] & A1L68Q) # !rp[0] & (!rp[1]);


--A1L49Q is ram~42
--operation mode is normal

A1L49Q_lut_out = din[2];
A1L49Q = DFFEAS(A1L49Q_lut_out, clk, VCC, , A1L571, , , , );


--A1L341 is ram~195
--operation mode is normal

A1L341 = rp[0] & (A1L241) # !rp[0] & (A1L241 & (A1L49Q) # !A1L241 & A1L87Q);


--A1L53 is dout~1465
--operation mode is normal

A1L53 = A1L43 # rp[2] & A1L341 & !A1L82;


--dout[2]$latch is dout[2]$latch
--operation mode is normal

dout[2]$latch = rd & (dout[2]$latch) # !rd & A1L53;


--ram_25 is ram_25
--operation mode is normal

ram_25_lut_out = din[3];
ram_25 = DFFEAS(ram_25_lut_out, clk, VCC, , , , , , );


--A1L911Q is ram~67
--operation mode is normal

A1L911Q_lut_out = din[3];
A1L911Q = DFFEAS(A1L911Q_lut_out, clk, VCC, , A1L671, , , , );


--A1L111Q is ram~59
--operation mode is normal

A1L111Q_lut_out = din[3];
A1L111Q = DFFEAS(A1L111Q_lut_out, clk, VCC, , A1L771, , , , );


--A1L301Q is ram~51
--operation mode is normal

A1L301Q_lut_out = din[3];
A1L301Q = DFFEAS(A1L301Q_lut_out, clk, VCC, , A1L871, , , , );


--A1L441 is ram~196
--operation mode is normal

A1L441 = rp[1] & (rp[0] & (A1L301Q) # !rp[0] & A1L111Q) # !rp[1] & (!rp[0]);


--A1L721Q is ram~75
--operation mode is normal

A1L721Q_lut_out = din[3];
A1L721Q = DFFEAS(A1L721Q_lut_out, clk, VCC, , A1L971, , , , );


--A1L541 is ram~197
--operation mode is normal

A1L541 = rp[1] & (A1L441) # !rp[1] & (A1L441 & (A1L721Q) # !A1L441 & A1L911Q);


--A1L63 is dout~1466
--operation mode is normal

A1L63 = A1L82 & ram_25 # !A1L82 & (A1L541 & !rp[2]);


--A1L97Q is ram~27
--operation mode is normal

A1L97Q_lut_out = din[3];
A1L97Q = DFFEAS(A1L97Q_lut_out, clk, VCC, , A1L371, , , , );


--A1L78Q is ram~35
--operation mode is normal

A1L78Q_lut_out = din[3];
A1L78Q = DFFEAS(A1L78Q_lut_out, clk, VCC, , A1L271, , , , );


--A1L17Q is ram~19
--operation mode is normal

A1L17Q_lut_out = din[3];
A1L17Q = DFFEAS(A1L17Q_lut_out, clk, VCC, , A1L471, , , , );


--A1L641 is ram~198
--operation mode is normal

A1L641 = rp[0] & (rp[1] & (A1L17Q) # !rp[1] & A1L78Q) # !rp[0] & (!rp[1]);


--A1L59Q is ram~43
--operation mode is normal

A1L59Q_lut_out = din[3];
A1L59Q = DFFEAS(A1L59Q_lut_out, clk, VCC, , A1L571, , , , );


--A1L741 is ram~199
--operation mode is normal

A1L741 = rp[0] & (A1L641) # !rp[0] & (A1L641 & (A1L59Q) # !A1L641 & A1L97Q);


--A1L73 is dout~1467
--operation mode is normal

A1L73 = A1L63 # rp[2] & A1L741 & !A1L82;


--dout[3]$latch is dout[3]$latch
--operation mode is normal

dout[3]$latch = rd & (dout[3]$latch) # !rd & A1L73;


--ram_24 is ram_24
--operation mode is normal

ram_24_lut_out = din[4];
ram_24 = DFFEAS(ram_24_lut_out, clk, VCC, , , , , , );


--A1L021Q is ram~68
--operation mode is normal

A1L021Q_lut_out = din[4];
A1L021Q = DFFEAS(A1L021Q_lut_out, clk, VCC, , A1L671, , , , );


--A1L211Q is ram~60
--operation mode is normal

A1L211Q_lut_out = din[4];
A1L211Q = DFFEAS(A1L211Q_lut_out, clk, VCC, , A1L771, , , , );


--A1L401Q is ram~52
--operation mode is normal

A1L401Q_lut_out = din[4];
A1L401Q = DFFEAS(A1L401Q_lut_out, clk, VCC, , A1L871, , , , );


--A1L841 is ram~200
--operation mode is normal

A1L841 = rp[1] & (rp[0] & (A1L401Q) # !rp[0] & A1L211Q) # !rp[1] & (!rp[0]);


--A1L821Q is ram~76
--operation mode is normal

A1L821Q_lut_out = din[4];
A1L821Q = DFFEAS(A1L821Q_lut_out, clk, VCC, , A1L971, , , , );


--A1L941 is ram~201
--operation mode is normal

A1L941 = rp[1] & (A1L841) # !rp[1] & (A1L841 & (A1L821Q) # !A1L841 & A1L021Q);


--A1L83 is dout~1468
--operation mode is normal

A1L83 = A1L82 & ram_24 # !A1L82 & (A1L941 & !rp[2]);


--A1L08Q is ram~28
--operation mode is normal

A1L08Q_lut_out = din[4];
A1L08Q = DFFEAS(A1L08Q_lut_out, clk, VCC, , A1L371, , , , );


--A1L88Q is ram~36
--operation mode is normal

A1L88Q_lut_out = din[4];
A1L88Q = DFFEAS(A1L88Q_lut_out, clk, VCC, , A1L271, , , , );


--A1L27Q is ram~20
--operation mode is normal

A1L27Q_lut_out = din[4];
A1L27Q = DFFEAS(A1L27Q_lut_out, clk, VCC, , A1L471, , , , );


--A1L051 is ram~202
--operation mode is normal

A1L051 = rp[0] & (rp[1] & (A1L27Q) # !rp[1] & A1L88Q) # !rp[0] & (!rp[1]);


--A1L69Q is ram~44
--operation mode is normal

A1L69Q_lut_out = din[4];
A1L69Q = DFFEAS(A1L69Q_lut_out, clk, VCC, , A1L571, , , , );