📄 bin_add_4bit.vhd
字号:
--************************************
--* 4 Bit Binary Full Adder *
--* Filename : BIN_ADD_4BIT.VHD *
--************************************
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity BIN_ADD_4BIT is
port ( CIN : std_logic;
X : in STD_LOGIC_VECTOR (3 downto 0);
Y : in STD_LOGIC_VECTOR (3 downto 0);
SUM : out STD_LOGIC_VECTOR (3 downto 0);
CARRY : out STD_LOGIC);
end BIN_ADD_4BIT;
architecture BIN_ADD_4BIT_arch of BIN_ADD_4BIT is
begin
process (X,Y,CIN)
variable C_OUT : std_logic;
begin
C_OUT := CIN;
for i in 0 to 3 loop
SUM(i) <= X(i) xor Y(i) xor C_OUT;
C_OUT := (X(i) and Y(i)) or (X(i) and C_OUT) or (C_OUT and Y(i));
end loop;
CARRY <= C_OUT;
end process;
end BIN_ADD_4BIT_arch;
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -