step_motor_degree_forward_reverse_lcd.twr

將正在順時針或逆時針旋轉的步進馬達目前角度顯示在ＬＣＭ上。

--------------------------------------------------------------------------------
Release 6.1.03i Trace G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml
step_motor_degree_forward_reverse_lcd step_motor_degree_forward_reverse_lcd.ncd
-o step_motor_degree_forward_reverse_lcd.twr
step_motor_degree_forward_reverse_lcd.pcf


Design file:              step_motor_degree_forward_reverse_lcd.ncd
Physical constraint file: step_motor_degree_forward_reverse_lcd.pcf
Device,speed:             xc2s200,-5 (PRODUCTION 1.27 2003-11-04)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK"  25 nS   HIGH 50.000000 % ;

 325 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.010ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.010|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 325 paths, 0 nets, and 51 connections

Design statistics:
   Minimum period:   6.010ns (Maximum frequency: 166.389MHz)


Analysis completed Tue Jan 06 12:45:44 2004
--------------------------------------------------------------------------------

Peak Memory Usage: 47 MB