transcript

来自「各种基本单元的verilog模块.对初学者很有帮助的.」· 代码 · 共 13 行

# Reading E:/Program Files/Modelsim/win32/../tcl/vsim/pref.tcl 
# //  ModelSim SE 6.0 Aug 19 2004 
# //
# //  Copyright Mentor Graphics Corporation 2004
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
#  OpenFile "H:/VERILO~2/VERILO~1/add_rtl.v"