来自「44个vhdl实例 注1： 含有不可综合语句」· 代码 · 共 25 行

-- User-Defined Macrofunction
-- Download from: http://www.fpga.com.cn

Library IEEE ;
use IEEE.std_logic_1164.all ;


ENTITY reg12 IS
	PORT(
		d		: IN   BIT_VECTOR(11 DOWNTO 0);
		clk		: IN   BIT;
		q		: OUT  BIT_VECTOR(11 DOWNTO 0));
END reg12;

ARCHITECTURE a OF reg12 IS
BEGIN
	PROCESS
	BEGIN
		WAIT UNTIL clk = '1';
		q <= d;
	END PROCESS;
END a;