add_rca_16.v

Systemverilog 编写的贩卖机代码

module Add_half_0_delay(sum,c_out,a,b);
	output		sum,c_out;
	input			a,b;
	xor				M1(sun,a,b);
	and				M2(c_out,a,b);
endmodule