and2.v

verilog大量源程序

/*	AND2	*/
module	AND2	( A, B, OUT );
input	A, B;
output	OUT;
	and	U1	( OUT, A, B );
endmodule