exp3-02.v

verilog大量源程序

/*	2-1 SELECTOR	*/
module	SEL	( A, B, SEL, F );
   input	A, B, SEL;
   output	F ;

	 assign	F = ~SEL & A | SEL & B;
endmodule