backward.sum

来自「verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用.」· SUM 代码 · 共 32 行

*******************************************************

Cell: backward    View: INTERFACE    Library: work

*******************************************************

Total accumulated area : 

 Number of ports :                       0
 Number of nets :                        0
 Number of instances :                   0
 Number of references to this view :     0






                        Slack Table at End Points


End points                         Slack       Arrival             Required
                                             rise     fall      rise     fall




                        Critical Path Report

There are no paths that violate user specified options or constraints