📄 sin_rom.fit.rpt
字号:
; altsyncram:altsyncram_component|altrom:rom|q[0] ; 1 ;
; altsyncram:altsyncram_component|altrom:rom|q[7] ; 1 ;
+-------------------------------------------------+---------+
+-----------------------------------------------------------------------------------------+
; Row Interconnect ;
+-------+--------------------+-----------------------------+------------------------------+
; Row ; Interconnect Used ; Left Half Interconnect Used ; Right Half Interconnect Used ;
+-------+--------------------+-----------------------------+------------------------------+
; A ; 3 / 144 ( 2 % ) ; 5 / 72 ( 6 % ) ; 0 / 72 ( 0 % ) ;
; B ; 0 / 144 ( 0 % ) ; 0 / 72 ( 0 % ) ; 0 / 72 ( 0 % ) ;
; C ; 4 / 144 ( 2 % ) ; 5 / 72 ( 6 % ) ; 1 / 72 ( 1 % ) ;
; D ; 1 / 144 ( < 1 % ) ; 0 / 72 ( 0 % ) ; 0 / 72 ( 0 % ) ;
; E ; 0 / 144 ( 0 % ) ; 0 / 72 ( 0 % ) ; 0 / 72 ( 0 % ) ;
; F ; 0 / 144 ( 0 % ) ; 0 / 72 ( 0 % ) ; 0 / 72 ( 0 % ) ;
; Total ; 8 / 864 ( < 1 % ) ; 10 / 432 ( 2 % ) ; 1 / 432 ( < 1 % ) ;
+-------+--------------------+-----------------------------+------------------------------+
+----------------------------+
; LAB Column Interconnect ;
+-------+--------------------+
; Col. ; Interconnect Used ;
+-------+--------------------+
; 1 ; 0 / 24 ( 0 % ) ;
; 2 ; 0 / 24 ( 0 % ) ;
; 3 ; 0 / 24 ( 0 % ) ;
; 4 ; 0 / 24 ( 0 % ) ;
; 5 ; 0 / 24 ( 0 % ) ;
; 6 ; 1 / 24 ( 4 % ) ;
; 7 ; 1 / 24 ( 4 % ) ;
; 8 ; 1 / 24 ( 4 % ) ;
; 9 ; 0 / 24 ( 0 % ) ;
; 10 ; 1 / 24 ( 4 % ) ;
; 11 ; 1 / 24 ( 4 % ) ;
; 12 ; 0 / 24 ( 0 % ) ;
; 13 ; 0 / 24 ( 0 % ) ;
; 14 ; 0 / 24 ( 0 % ) ;
; 15 ; 0 / 24 ( 0 % ) ;
; 16 ; 0 / 24 ( 0 % ) ;
; 17 ; 0 / 24 ( 0 % ) ;
; 18 ; 0 / 24 ( 0 % ) ;
; 19 ; 0 / 24 ( 0 % ) ;
; 20 ; 0 / 24 ( 0 % ) ;
; 21 ; 0 / 24 ( 0 % ) ;
; 22 ; 0 / 24 ( 0 % ) ;
; 23 ; 0 / 24 ( 0 % ) ;
; 24 ; 0 / 24 ( 0 % ) ;
; 25 ; 0 / 24 ( 0 % ) ;
; 26 ; 0 / 24 ( 0 % ) ;
; 27 ; 0 / 24 ( 0 % ) ;
; 28 ; 0 / 24 ( 0 % ) ;
; 29 ; 0 / 24 ( 0 % ) ;
; 30 ; 0 / 24 ( 0 % ) ;
; 31 ; 0 / 24 ( 0 % ) ;
; 32 ; 1 / 24 ( 4 % ) ;
; 33 ; 0 / 24 ( 0 % ) ;
; 34 ; 0 / 24 ( 0 % ) ;
; 35 ; 0 / 24 ( 0 % ) ;
; 36 ; 0 / 24 ( 0 % ) ;
; Total ; 6 / 864 ( < 1 % ) ;
+-------+--------------------+
+---------------------------+
; LAB Column Interconnect ;
+-------+-------------------+
; Col. ; Interconnect Used ;
+-------+-------------------+
; 1 ; 1 / 48 ( 2 % ) ;
; Total ; 1 / 48 ( 2 % ) ;
+-------+-------------------+
+----------------------------------------------------------+
; Fitter Resource Usage Summary ;
+--------------------------------+-------------------------+
; Resource ; Usage ;
+--------------------------------+-------------------------+
; Registers ; 0 / 1,728 ( 0 % ) ;
; Total LABs ; 0 / 216 ( 0 % ) ;
; Logic elements in carry chains ; 0 ;
; User inserted logic elements ; 0 ;
; I/O pins ; 19 / 102 ( 18 % ) ;
; -- Clock pins ; 2 ;
; -- Dedicated input pins ; 4 / 4 ( 100 % ) ;
; Global signals ; 1 ;
; EABs ; 2 / 6 ( 33 % ) ;
; Total memory bits ; 8,192 / 24,576 ( 33 % ) ;
; Total RAM block bits ; 8,192 / 24,576 ( 33 % ) ;
; Maximum fan-out node ; inclock ;
; Maximum fan-out ; 8 ;
; Total fan-out ; 96 ;
; Average fan-out ; 3.56 ;
+--------------------------------+-------------------------+
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity ;
+--------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+-----------------------------------------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name ;
+--------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+-----------------------------------------------------+
; |sin_rom ; 0 (0) ; 0 ; 8192 ; 19 ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; |sin_rom ;
; |altsyncram:altsyncram_component| ; 0 (0) ; 0 ; 8192 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; |sin_rom|altsyncram:altsyncram_component ;
; |altrom:rom| ; 0 (0) ; 0 ; 8192 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; |sin_rom|altsyncram:altsyncram_component|altrom:rom ;
+--------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+-----------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
+-------------------------------------+
; Delay Chain Summary ;
+------------+----------+-------------+
; Name ; Pin Type ; Pad to Core ;
+------------+----------+-------------+
; inclock ; Input ; OFF ;
; address[0] ; Input ; OFF ;
; address[1] ; Input ; OFF ;
; address[2] ; Input ; OFF ;
; address[3] ; Input ; OFF ;
; address[4] ; Input ; ON ;
; address[5] ; Input ; ON ;
; address[6] ; Input ; ON ;
; address[7] ; Input ; ON ;
; address[8] ; Input ; ON ;
; address[9] ; Input ; ON ;
; q[0] ; Output ; OFF ;
; q[1] ; Output ; OFF ;
; q[2] ; Output ; OFF ;
; q[3] ; Output ; OFF ;
; q[4] ; Output ; OFF ;
; q[5] ; Output ; OFF ;
; q[6] ; Output ; OFF ;
; q[7] ; Output ; OFF ;
+------------+----------+-------------+
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary ;
+----------------------------------------------------+------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+------+---------------+--------------+
; Name ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; EABs ; MIF ; Location ;
+----------------------------------------------------+------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+------+---------------+--------------+
; altsyncram:altsyncram_component|altrom:rom|content ; ROM ; 1024 ; 8 ; -- ; -- ; no ; no ; -- ; -- ; 0 ; 2 ; ./dds_sin.mif ; ESB_C, ESB_A ;
+----------------------------------------------------+------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+------+---------------+--------------+
+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/lhh/mokuai/rom/SIN_ROM.pin.
+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
Info: Version 5.0 Build 148 04/26/2005 SJ Web Edition
Info: Processing started: Sat Jul 23 16:14:59 2005
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SIN_ROM -c SIN_ROM
Info: Selected device EP1K30TC144-3 for design "SIN_ROM"
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
Info: Assuming a global fmax requirement of 1000 MHz
Info: Not setting a global tsu requirement
Info: Not setting a global tco requirement
Info: Not setting a global tpd requirement
Info: Inserted 0 logic cells in first fitting attempt
Info: Started fitting attempt 1 on Sat Jul 23 2005 at 16:15:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Fitter routing operations beginning
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
Info: Processing ended: Sat Jul 23 16:15:06 2005
Info: Elapsed time: 00:00:08
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -