fifoasi.tan.summary

主要完成数字电视前端信号处理和缓冲作用的verilog源代码

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : 3.340 ns
Required Time  : 15.000 ns
Actual Time    : 11.660 ns
From           : CE[0]
To             : dsptoasi:inst40|dsptoasi_dcfifo_8cs:dsptoasi_dcfifo_8cs_component|dsptoasi_altsyncram_bv01:altsyncram1|ram_block30a_15~porta_datain_reg15
From Clock     : 
To Clock       : DSPCLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : 4.281 ns
Required Time  : 15.000 ns
Actual Time    : 10.719 ns
From           : 16to8ddf:inst21|lpm_dff4:inst|lpm_ff:lpm_ff_component|dffs[3]
To             : TXDA[3]
From Clock     : ASICLK
To Clock       : 
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : 2.803 ns
Required Time  : 15.000 ns
Actual Time    : 12.197 ns
From           : EA[1]
To             : dspio[1]
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Clock Setup: 'altpll1:inst18|altpll:altpll_component|_clk1'
Slack          : 3.241 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 147.95 MHz ( period = 6.759 ns )
From           : asitodsp:inst13|dcfifo:dcfifo_component|dcfifo_dv21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe24|dffpipe_2a3:dffpipe31|dffe34a[5]
To             : asitodsp:inst13|dcfifo:dcfifo_component|dcfifo_dv21:auto_generated|a_graycounter_i06:a_graycounter8|power_modified_counter_values[0]
From Clock     : altpll1:inst18|altpll:altpll_component|_clk1
To Clock       : altpll1:inst18|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst17|altpll:altpll_component|_clk0'
Slack          : 30.974 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : 164.93 MHz ( period = 6.063 ns )
From           : asitodsp:inst|dcfifo:dcfifo_component|dcfifo_dv21:auto_generated|cntr_uu7:cntr4|safe_q[0]
To             : asitodsp:inst|dcfifo:dcfifo_component|dcfifo_dv21:auto_generated|dffe19a[7]
From Clock     : altpll0:inst17|altpll:altpll_component|_clk0
To Clock       : altpll0:inst17|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------