his design is a comparator that compares consecutive bits a0...a3 with b0...b3 VHDL/FPGA/Verilog 46 K 171 次下载 2017-06-06