A Computer-Aided Design and Synthesis Environment for Analog Integrated Circuits (英).pdf
资料->【E】光盘论文->【E5】英文书籍->A Computer-Aided Design and Synthesis Environment for Analog Integrated Circuits (英).pdf
waveform+synthesis技术资料下载专区,收录68份相关技术文档、开发源码、电路图纸等优质工程师资源,全部免费下载。
资料->【E】光盘论文->【E5】英文书籍->A Computer-Aided Design and Synthesis Environment for Analog Integrated Circuits (英).pdf
资料->【C】嵌入系统->【C2】IC设计与FPGA->【3】其它->【Verilog HDL、VHDL、硬件描述语言】->(Kluwer) Verilog Quickstart--Practical Guide to Simulation...
VHDL code for a clock divider by 27 circuit with a resulting waveform with 50% duty cycle..
直接数字频率合成(Direct Digital Fraquency Synthesis,即DDFS,一般简称DDS)是从相位概念出发直接合成所需要波形的一种新的频率合成技术。
直接数字频率合成(Direct Digital Fraquency Synthesis,即DDFS,一般简称DDS)是从相位概念出发直接合成所需要波形的一种新的频率合成技术。
AccelDSP Synthesis Tool Floating-Point to Fixed-Point Conversion of MATLAB Algorithms Targeting FPGAs
是一本好书,verilog HDL,a guide to digital design and synthesis
Electronic design automation (EDA) company providing logic synthesis and analysis tools for FPGA and ASIC designers.