搜索结果

找到约 886 项符合 single-bus 的查询结果

单片机开发 18B20和单总线的时序及其工作原理,51单片机控制的18B20程序(包括多个18B20的程序)18B20 and single-bus timing and its working principl

18B20和单总线的时序及其工作原理,51单片机控制的18B20程序(包括多个18B20的程序)18B20 and single-bus timing and its working principle, control of 51 single-chip 18B20 procedures (including procedures for more than 18B20)
https://www.eeworm.com/dl/648/476299.html
下载: 199
查看: 1180

单片机编程 基于单总线式无线温度采集系统设计

为提高温度测量效率,降低系统的成本,扩展传输距离,设计出一种新型温度采集系统。单片机通过控制具有单总线方式的温度传感器DS18B20实现对温度的测量,同时单片机通过控制具有单总线方式300~450MHz频率范围内的MAX7044与MAX7033无线发射与接收芯片实现温度数据的无线传输。与传统温度采集系统相比,该系统利用单总线方式 ...
https://www.eeworm.com/dl/502/29183.html
下载: 189
查看: 1041

单片机开发 This program is a series of 51 single-chip microcomputer simulation IIC bus, the memory of the 24 op

This program is a series of 51 single-chip microcomputer simulation IIC bus, the memory of the 24 operations
https://www.eeworm.com/dl/648/269503.html
下载: 29
查看: 1055

DSP编程 Interfacing the ADSP-BF535 Blackfin Processor to Single-Chip CIF Digital Camera “OV6630” Over the Ex

Interfacing the ADSP-BF535 Blackfin Processor to Single-Chip CIF Digital Camera “OV6630” Over the External Memory Bus
https://www.eeworm.com/dl/516/202292.html
下载: 50
查看: 1094

单片机开发 SPI communication between a single master and slave. Including a LCD controller that display the rec

SPI communication between a single master and slave. Including a LCD controller that display the receiving message from the SPI bus.
https://www.eeworm.com/dl/648/310157.html
下载: 178
查看: 1027

汇编语言 *** *** *** *** *** *** ***** ** Two wire/I2C Bus READ/WRITE Sample Routines of Microchip s ** 2

*** *** *** *** *** *** ***** ** Two wire/I2C Bus READ/WRITE Sample Routines of Microchip s ** 24Cxx / 85Cxx serial CMOS EEPROM interfacing to a ** PIC16C54 8-bit CMOS single chip microcomputer ** Revsied Version 2.0 (4/2/92). ** ** Part use = PIC16C54-XT/JW ** Note: 1) All timings are base ...
https://www.eeworm.com/dl/644/381094.html
下载: 104
查看: 1057

VHDL/FPGA/Verilog This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone.

This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.
https://www.eeworm.com/dl/663/457520.html
下载: 179
查看: 1100

通信技术 PCI Local Bus v2.1

PCI Local Bus v2.1
https://www.eeworm.com/dianzishu/406/243.html
下载: 98
查看: 1949

实用电子技术 基于CAN-bus的电梯教学模型

基于CAN-bus的电梯教学模型
https://www.eeworm.com/dianzishu/450/3696.html
下载: 77
查看: 1111

技术书籍 基于CAN-bus的电梯教学模型.pdf

专辑类-实用电子技术专辑-385册-3.609G 基于CAN-bus的电梯教学模型.pdf
https://www.eeworm.com/dl/537/5287.html
下载: 135
查看: 1076