搜索结果

找到约 15 项符合 shifter 的查询结果
相关度 上传时间 下载量 查看数
共 15 条结果

按分类筛选

VHDL/FPGA/Verilog -- Title : Barrel Shifter (Pure combinational) -- This VHDL design file is an open design you can r

-- Title : Barrel Shifter (Pure combinational) -- This VHDL design file is an open design you can redistribute it and/or -- modify it and/or implement it after contacting the author -- You can check the draft license at
https://www.eeworm.com/dl/663/172724.html
下载: 135
查看: 1093

VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift ...
https://www.eeworm.com/dl/663/361747.html
下载: 164
查看: 1055

VHDL/FPGA/Verilog Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift ...
https://www.eeworm.com/dl/663/361749.html
下载: 129
查看: 1034

其他 Log Shifter Gate Level Design using Verilog(IC design Lab) and Lab Note

Log Shifter Gate Level Design using Verilog(IC design Lab) and Lab Note
https://www.eeworm.com/dl/534/373584.html
下载: 168
查看: 1059

其他 this module performs the task of a barrel-shifter 16 or 32 bits

this module performs the task of a barrel-shifter 16 or 32 bits
https://www.eeworm.com/dl/534/432190.html
下载: 34
查看: 1061

VHDL/FPGA/Verilog jhonson counter using shifter

jhonson counter using shifter
https://www.eeworm.com/dl/663/440144.html
下载: 119
查看: 1097

VHDL/FPGA/Verilog 移位运算器SHIFTER 使用Verilog HDL 语言编写

移位运算器SHIFTER 使用Verilog HDL 语言编写，其输入输出端分别与键盘/显示器LED 连接。移位运算器是时序电路，在J钟信号到来时状态产生变化， CLK 为其时钟脉冲。由S0、S1 、M 控制移位运算的功能状态，具有数据装入、数据保持、循环右移、带进位循环右移，循环左移、带进位循环左移等功能。 CLK 是时钟脉冲输入，通过键5 ...
https://www.eeworm.com/dl/663/465033.html
下载: 86
查看: 1075

VHDL/FPGA/Verilog right shifter using vhdl,

right shifter using vhdl,
https://www.eeworm.com/dl/663/465122.html
下载: 180
查看: 1028

单片机编程 SPCE061A单片机硬件结构

SPCE061A单片机硬件结构 从第一章中SPCE061A的结构图可以看出SPCE061A的结构比较简单，在芯片内部集成了ICE仿真电路接口、FLASH程序存储器、SRAM数据存储器、通用IO端口、定时器计数器、中断控制、CPU时钟、模-数转换器AD、DAC输出、通用异步串行输入输出接口、串行输入输出接口、低电压监测低电压复位等若干部分。各个部分 ...
https://www.eeworm.com/dl/502/31217.html
下载: 88
查看: 1055

GPS编程 The objective of this projectis to design, model and simulate an autocorrelation generator circuit

The objective of this projectis to design, model and simulate an autocorrelation generator circuit using 4-bit LFSR. the register and LFSR will used D flip-flop and some gates. By the autocorrelation concept, there should be 2 same length vectors, for calculating the autocorrelation , we have to des ...
https://www.eeworm.com/dl/693/185211.html
下载: 195
查看: 1058