虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

placement

  • Proteus教程中涉及的基本概念

      基本的编辑工具(GENERAL EDITING FACILITIES)   对象放置(Object placement)   ISIS支持多种类型的对象,每一类型对象的具体作用和功能将在下一章给出。虽然类型不同,但放置对象的基本步骤都是一样的。   放置对象的步骤如下(To place an object:)   1.根据对象的类别在工具箱选择相应模式的图标(mode icon)。   2. Select the sub-mode icon for the specific type of object.   2、根据对象的具体类型选择子模式图标(sub-mode icon)。   3、如果对象类型是元件、端点、管脚、图形、符号或标记,从选择器里(selector)选择你想要的对象的名字。对于元件、端点、管脚和符号,可能首先需要从库中调出。   4、如果对象是有方向的,将会在预览窗口显示出来,你可以通过点击旋转和镜象图标来调整对象的朝向。   5、最后,指向编辑窗口并点击鼠标左键放置对象。对于不同的对象,确切的步骤可能略有不同,但你会发现和其它的图形编辑软件是类似的,而且很直观。   选中对象(Tagging an Object)   用鼠标指向对象并点击右键可以选中该对象。该操作选中对象并使其高亮显示,然后可以进行编辑。

    标签: Proteus 教程 基本概念

    上传时间: 2013-10-29

    上传用户:avensy

  • Xilinx UltraScale:新一代架构满足您的新一代架构需求(EN)

      中文版详情浏览:http://www.elecfans.com/emb/fpga/20130715324029.html   Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture    The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications.   The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation.   Some of the UltraScale architecture breakthroughs include:   • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50%    • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability   • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization   • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard    • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets   • Greatly enhanced DSP and packet handling   The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.

    标签: UltraScale Xilinx 架构

    上传时间: 2013-11-21

    上传用户:wxqman

  • Allegro FPGA System Planner中文介绍

      完整性高的FPGA-PCB系统化协同设计工具   Cadence OrCAD and Allegro FPGA System Planner便可满足较复杂的设计及在设计初级产生最佳的I/O引脚规划,并可透过FSP做系统化的设计规划,同时整合logic、schematic、PCB同步规划单个或多个FPGA pin的最佳化及layout placement,借由整合式的界面以减少重复在design及PCB Layout的测试及修正的过程及沟通时间,甚至透过最佳化的pin mapping、placement后可节省更多的走线空间或叠构。   Specifying Design Intent   在FSP整合工具内可直接由零件库选取要摆放的零件,而这些零件可直接使用PCB内的包装,预先让我们同步规划FPGA设计及在PCB的placement。  

    标签: Allegro Planner System FPGA

    上传时间: 2013-10-19

    上传用户:shaojie2080

  • PowerPCB培训教程

    欢迎使用 PowerPCB 教程。本教程描述了 PADS-PowerPCB  的绝大部分功能和特点,以及使用的各个过程,这些功能包括: · 基本操作 · 建立元件(Component) · 建立板子边框线(Board outline) · 输入网表(Netlist) · 设置设计规则(Design Rule) · 元件(Part)的布局(placement) · 手工和交互的布线 · SPECCTRA全自动布线器(Route Engine) · 覆铜(Copper Pour) · 建立分隔/混合平面层(Split/mixed Plane) · Microsoft的目标连接与嵌入(OLE)(Object Linking Embedding) · 可选择的装配选件(Assembly options) · 设计规则检查(Design Rule Check) · 反向标注(Back Annotation) · 绘图输出(Plot Output)      使用本教程后,你可以学到印制电路板设计和制造的许多基本知识。

    标签: PowerPCB 培训教程

    上传时间: 2013-10-08

    上传用户:x18010875091

  • pcb layout规则

    LAYOUT REPORT .............. 1   目錄.................. 1     1. PCB LAYOUT 術語解釋(TERMS)......... 2     2. Test Point : ATE 測試點供工廠ICT 測試治具使用............ 2     3. 基準點 (光學點) -for SMD:........... 4     4. 標記 (LABEL ING)......... 5     5. VIA HOLE PAD................. 5     6. PCB Layer 排列方式...... 5     7.零件佈置注意事項 (placement NOTES)............... 5     8. PCB LAYOUT 設計............ 6     9. Transmission Line ( 傳輸線 )..... 8     10.General Guidelines – 跨Plane.. 8     11. General Guidelines – 繞線....... 9     12. General Guidelines – Damping Resistor. 10     13. General Guidelines - RJ45 to Transformer................. 10     14. Clock Routing Guideline........... 12     15. OSC & CRYSTAL Guideline........... 12     16. CPU

    标签: layout pcb

    上传时间: 2013-10-29

    上传用户:1234xhb

  • Proteus教程中涉及的基本概念

      基本的编辑工具(GENERAL EDITING FACILITIES)   对象放置(Object placement)   ISIS支持多种类型的对象,每一类型对象的具体作用和功能将在下一章给出。虽然类型不同,但放置对象的基本步骤都是一样的。   放置对象的步骤如下(To place an object:)   1.根据对象的类别在工具箱选择相应模式的图标(mode icon)。   2. Select the sub-mode icon for the specific type of object.   2、根据对象的具体类型选择子模式图标(sub-mode icon)。   3、如果对象类型是元件、端点、管脚、图形、符号或标记,从选择器里(selector)选择你想要的对象的名字。对于元件、端点、管脚和符号,可能首先需要从库中调出。   4、如果对象是有方向的,将会在预览窗口显示出来,你可以通过点击旋转和镜象图标来调整对象的朝向。   5、最后,指向编辑窗口并点击鼠标左键放置对象。对于不同的对象,确切的步骤可能略有不同,但你会发现和其它的图形编辑软件是类似的,而且很直观。   选中对象(Tagging an Object)   用鼠标指向对象并点击右键可以选中该对象。该操作选中对象并使其高亮显示,然后可以进行编辑。

    标签: Proteus 教程 基本概念

    上传时间: 2013-11-09

    上传用户:2525775

  • Attributes, Constraints, and Carry Logic Overview Information for Mentor Customers Schematic S

    Attributes, Constraints, and Carry Logic Overview Information for Mentor Customers Schematic Syntax UCF/NCF File Syntax Attributes/Logical Constraints placement Constraints Relative Location (RLOC) Constraints Timing Constraints Physical Constraints Relationally Placed Macros (RPM) Carry Logic in XC4000 FPGAs Carry Logic in XC5200 FPGAs

    标签: Constraints Information Attributes Customers

    上传时间: 2015-05-12

    上传用户:cc1015285075

  • The government of a small but important country has decided that the alphabet needs to be streamline

    The government of a small but important country has decided that the alphabet needs to be streamlined and reordered. Uppercase letters will be eliminated. They will issue a royal decree in the form of a String of B and A characters. The first character in the decree specifies whether a must come ( B )Before b in the new alphabet or ( A )After b . The second character determines the relative placement of b and c , etc. So, for example, "BAA" means that a must come Before b , b must come After c , and c must come After d . Any letters beyond these requirements are to be excluded, so if the decree specifies k comparisons then the new alphabet will contain the first k+1 lowercase letters of the current alphabet. Create a class Alphabet that contains the method choices that takes the decree as input and returns the number of possible new alphabets that conform to the decree. If more than 1,000,000,000 are possible, return -1. Definition

    标签: government streamline important alphabet

    上传时间: 2015-06-09

    上传用户:weixiao99

  • C 与C++中的异常处理 Robert Schmidt 著 无情 译 目 录 1. 异常和标准C 对它的支持..........................................

    C 与C++中的异常处理 Robert Schmidt 著 无情 译 目 录 1. 异常和标准C 对它的支持...............................................................................................2 2. Microsoft 对异常处理方法的扩展..............................................................................12 3. 标准C++异常处理的基本语法和语义..........................................................................27 4. 实例剖析EH....................................................................................................................33 5. C++的new 和delete 操作时的异常处理.....................................................................40 6. Microsoft 对于<new>的实现版本中的异常处理........................................................47 7. 部分构造及placement delete

    标签: Schmidt Robert 异常处理 标准

    上传时间: 2014-01-01

    上传用户:Pzj

  • Predefined Style options define the style by setting several other options. If other options are als

    Predefined Style options define the style by setting several other options. If other options are also used, the placement of the predefined style option in the command line is important. If the predefined style option is placed first, the other options may override the predefined style. If placed last, the predefined style will override the other options. For example the style --style=ansi sets the option --brackets=break . If the command line specifies "--style=ansi --brackets=attach", the brackets will be attached and the style will not be ansi style. If the order on the command line is reversed to "--brackets=attach --style=ansi ", the brackets will be broken (ansi style) and the attach option will be ignored. For the options set by each style check the parseOption function in astyle_main.cpp

    标签: options other Predefined setting

    上传时间: 2014-12-21

    上传用户:zhangliming420