3.3v看门狗芯片
The STWD100 watchdog timer circuits are self-contained devices which prevent systemfailures that are...
The STWD100 watchdog timer circuits are self-contained devices which prevent systemfailures that are...
针对使用硬件描述语言进行设计存在的问题,提出一种基于FPGA并采用DSP Builder作为设计工具的数字信号处理器设计方法。并按照Matlab/Simulink/DSP Builder/Quartu...
中文版详情浏览:http://www.elecfans.com/emb/fpga/20130715324029.html Xilinx UltraScale:The Next-Gene...
Express Mode uses an 8-bit wide bus path for fast configuration of Xilinx FPGAs. Thisapplication n...
This application note covers the design considerations of a system using the performance features...
通过分析流水线结构和单周期结构的片上网络路由器,提出了一种低延时片上网络路由器的设计,并在SMIC 0.13um Mixed-signal/RF 1.2V/3.3V工艺进行流片验证。芯片测试结果表明,...
The C8051F020/1/2/3 devices are fully integrated mixed-signal System-on-a-Chip MCUs with ...
Abstract: This application note describes system-level characterization and modeling techniques fo...
针对UHF读写器设计中,在符合EPC Gen2标准的情况下,对标签返回的高速数据进行正确解码以达到正确读取标签的要求,提出了一种新的在ARM平台下采用边沿捕获统计定时器数判断...
Single-Ended and Differential S-Parameters Differential circuits have been important incommunicatio...