/**************************************************************************\ MODULE: LLL SUMMARY: Routines are provided f…
gray+level+reduction 源代码
汇集 gray+level+reduction 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
; TITLE LVDS7017.bsf - BMP Scrip File for Intel LVDS flat panel controller ;=====================================================…
---------------------------------------------------------------------- ---- …
PLAOPT ABEL PLA Optimizer ABEL 4.00 Copyright 1990 Data I/O Corp. All Rights Reserved Input file: 'F:\gal\abel4\ADD.tt1'. C…
PLAOPT ABEL PLA Optimizer ABEL 4.00 Copyright 1990 Data I/O Corp. All Rights Reserved Input file: 'F:\gal\abel4\ADD.tt1'. C…
%tst_sim1.m % Rot=rotfe('unbal2'); Rot.UNBALANCE=[5 0.3 0]; Rot=rmfield(Rot,'Reduct'); % no reduction zeta=[ones(1,4)*.09 ]…
%tst_sim3.m % %Demonstrates the usage of rotfe in a simulink diagram %This example creates a state-space representation Rot…
%tst_sim1.m % Rot=rotfe('unbal2'); Rot.UNBALANCE=[5 0.3 0]; Rot=rmfield(Rot,'Reduct'); % no reduction zeta=[ones(1,4)*.03 ]…
%tst_sim1.m % Rot=rotfe('unbal2'); Rot.UNBALANCE=[5 0.3 0]; Rot=rmfield(Rot,'Reduct'); % no reduction zeta=[ones(1,4)*.03 ]…
%tst_sim1.m % %Demonstrates the usage of rotfe in a simulink diagram %This example creates a state-space representation Rot…